


# Current Sensing Front-Ends: A Review and Design Guidance

Da Ying, *Student Member, IEEE*, and Drew A. Hall<sup>✉</sup>, *Senior Member, IEEE*

**Abstract**—Sensors link the physical and electronic worlds, finding uses in environmental, automotive, industrial, communication, and medical applications, among many more. Here, current-output sensors and current-sensing front-ends are reviewed, aiming to provide readers comprehensive design guidance from both sensor and circuit perspectives. Starting from the transduction method, capacitive, resistive, diode/FET-based, and MEMS sensors are individually reviewed with a focus on applications, circuit models, and nonidealities that must be considered for the front-end design. This is followed by a discussion of current-sensing front-ends, including transimpedance amplifiers (TIAs), current conveyors (CC), current-to-frequency ( $I$ -to- $F$ ) converters, and current-mode delta-sigma ( $I$ - $\Delta\Sigma$ ) modulators. Each front-end is analyzed in terms of gain, bandwidth, stability, noise, and general design considerations are presented. State-of-the-art works for each front-end are then reviewed, and tradeoffs between different architectures are discussed.

**Index Terms**—Sensor, current sensing, front-ends, transimpedance amplifier, current conveyor, delta-sigma.



## I. INTRODUCTION

SENSORS are ubiquitous in nearly all aspects of our daily life ranging from environmental and industrial to medical applications. They serve as the gateway for humans and machines to gain awareness and understand the environment from a macroscopic down to a microscopic level. In addition to the sensor that captures the signal of interest, one also needs a front-end to record and process it. A well-engineered acquisition system can be challenging to realize as it requires designers to have a deep understanding of both the sensor and circuit – two very different skill sets. This paper aims to bridge this gap by reviewing different types of sensors and circuit design considerations for front-ends and providing readers with practical knowledge on how to design a front-end for their sensor.

The fundamental principle of a sensor is the ability to transduce an external stimulus into an electrical signal. Among which, current-output sensors refer to the subset of sensors whose output signal is a current. In this paper,

current-output sensors are referred to as “current sensors” for simplicity. However, readers should note that current sensors might refer to the sensors that measure a current outside the scope of this paper. Based on the underlying transduction method, current sensors are categorized into four main types, *i.e.* capacitive [1]–[11], resistive [12]–[23], diode/FET-based [24]–[31], and microelectromechanical system (MEMS) sensors [32]–[38], as shown in Fig. 1. For both capacitive and resistive sensors, they are typically biased at a constant voltage such that a current signal is generated from a change in sensor impedance due to stimuli (*e.g.*, temperature [13], humidity [4], or biomolecular interaction [10]). On the other hand, diode- and FET-based sensors work by lowering a semiconductor barrier in response to stimuli. Classic examples of this type of sensors are photodiodes [27], [39] and ion-sensitive field-effect transistors (ISFETs) [26]. Finally, MEMS sensors, while often capacitive, require much different design considerations than conventional capacitive sensors and therefore deserve their own discussion.

To interface with the sensor, an analog front-end (AFE) typically consists of an amplifier, some filtering, and an analog-to-digital converter (ADC). In a current-sensing AFE, the sensor output is converted to a voltage by a transimpedance amplifier (TIA), time by a current-to-frequency converter ( $I$ -to- $F$ ), or interfaced with current-mode circuits to avoid the need for an explicit transimpedance element. Typical current-mode circuits include current conveyors (CC) and current-mode delta-sigma ( $I$ - $\Delta\Sigma$ ) modulators. Each of these front-ends has a constellation of performance tradeoffs, includ-

Manuscript received May 20, 2021; revised July 1, 2021; accepted July 1, 2021. Date of publication July 5, 2021; date of current version October 18, 2021. This work was supported in part by the National Science Foundation under Grant ECCS-1610516 and in part by Qualcomm. The associate editor coordinating the review of this article and approving it for publication was Dr. Marios Sophocleous. (Corresponding author: Drew A. Hall.)

The authors are with the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA 92093 USA (e-mail: drewhall@ucsd.edu).

Digital Object Identifier 10.1109/JSEN.2021.3094830




Fig. 1. Examples of current sensors and their applications.

ing bandwidth, noise, power, and input impedance, among others. Choosing and designing the appropriate readout circuit is critical to achieving high performance from any sensor. Even though there are many other semiconductor technologies such as bipolar junction transistors (BJT) or bipolar CMOS (BiCMOS), they are far less commonly used and prone to issues such as large input bias current. Therefore, this paper focuses discussion on front-end designs to integrated and discrete CMOS implementations.

The rest of this paper is organized as follows: Section II reviews current sensors starting with their transduction principle, applications, and nonidealities. While we illustrate this with biosensors, the discussion of sensor nonidealities is generally applicable. Section III, IV, V, and VI describe the four main types of current AFEs: TIA, CC, I- $\Delta\Sigma$  modulators, and I-to-F converters, respectively. Each architecture is reviewed and analyzed in terms of its gain, bandwidth, stability, and noise performance. In Section VII, low-leakage printed circuit board (PCB) design considerations and cleaning protocols are described. State-of-the-art current sensing AFEs are summarized in Section VIII, and the advantages and disadvantages of each front-end architecture are discussed in a comparative manner. Finally, Section IX concludes this paper.


## II. SENSORS OVERVIEW

### A. Capacitive Sensors

Capacitive sensors are used in a wide range of applications, including liquid level sensing [1], [2], environmental sensing (gas [3], humidity [4], etc.), touch interfaces [5], [6], material analysis [7], and life science applications [8]–[10]. Capacitive sensors are formed by two conductive electrodes

separated by a dielectric where the material properties are modulated by the stimuli, as shown in Fig. 1. For example, polyimide is an insulating material with a dielectric constant dependent on humidity, thus can modulate the capacitance at different humidity levels. The high electric field between the parallel plates allows capacitive sensors to have very high sensitivity. Several other capacitive sensor geometries, such as co-planar and floating structures, exploit the principle of fringe capacitance – a consequence of the fringing electric field at the edge of a conductor. In a co-planar configuration, the two electrodes are arranged side-by-side (or interdigitated) in the same plane. In this way, the electric field lines are more dominant near the edges between the electrodes such that this type of sensor has high sensitivity along the  $z$ -axis, enabling applications ranging from liquid level sensing [1] to molecular sensing (e.g., bacteria growth monitoring [8], neurotransmitter detection [9], cell culture monitoring, and drug testing [10]). The electrode placement remains the same in a floating configuration; however, the second electrode is instead implicitly defined by a grounded medium that can be, for example, the culture solution for living cell monitoring [11], as shown in Fig. 2(a), or a fingertip for touch display applications [5], [6]. Unlike the parallel-plate capacitance, the fringe capacitance is non-linearly related to the sensor area, often necessitating finite element modeling (FEM) and geometric optimization.

In electrochemistry, an electrode submerged in an electrolyte has an electrode-electrolyte interface modeled as a double layer capacitance,  $C_{dl}$ , which is a series combination of the Stern layer and diffuse layer capacitors [40]. The capacitance per unit area is very high ( $\sim 1$  pF/ $\mu\text{m}^2$ ), with sensor areas that are often several square millimeters resulting



**Fig. 2.** Examples of current sensing systems based on sensor types: (a) a capacitive sensing platform used to monitor the *in-vivo* proliferation of breast cancer cells [11], (b) a prototype chess board with an ultra-sensitive resistive pressure sensor based on a microstructured conducting polymer thin film [15], (c) the first single-chip fluorescence-based biosensor with integrated nanoplasmonic filters [39], and (d) scanning electron microscope (SEM) image of an ultra-sensitive capacitive MEMS accelerometer [32].

in large capacitances. This capacitance is in parallel with a charge transfer resistance,  $R_{ct}$ , that is all in series with the solution resistance,  $R_s$ , as shown in the abstract figure. The signal from  $C_{dl}$  can be non-faradaic, faradaic, or a combination of both, as in the case of fast-scan cyclic voltammetry (FSCV), a technique with high temporal resolution used to study neurotransmitters [41]. In a non-faradaic process, the current is a direct result of charging or discharging the capacitor, *i.e.*  $i = C dV/dt$ , whereas in a faradaic process, ions transfer electrons during a reduction-oxidization (redox) process at the electrode-electrolyte interface resulting a current proportional to the analyte concentration.

The sensitivity and dynamic range (DR) are important parameters to define when designing a capacitive sensor AFE. Since the change in capacitance ( $\Delta C$ ) may be orders of magnitude smaller than the nominal capacitance ( $C_0$ ), this often requires a capacitive AFE to have a DR of more than 40 dB and, in some cases, upwards of 100 dB. In addition, any form of a capacitance-to-current front-end must be concerned with the stray capacitance at the input node because it can significantly affect the bandwidth, stability, and noise performance of the system. This stray capacitance can come from packaging, connections between the sensor and front-end on the PCB, and/or the sensor itself.

### B. Resistive Sensors

Resistive sensors have been reported for environmental monitoring applications including temperature [12]–[14], pressure [15], [16], [23], and gas sensing [17], [18], as well as biosensors for proteomics [19] and lab-on-chip platforms [20]–[22]. Among them, resistor-based temperature sensors, or thermistors, are made with metal oxides with large temperature coefficients. Resistive pressure and gas sensors are based on piezo-resistive and chemo-resistive effects, respectively. For pressure sensors, a polydimethylsiloxane (PDMS) elastomer doped with conductive composites such as graphene and carbon-nanotubes has been recently reported to increase the sensitivity [16], [23]. Fig. 2(b) shows an example of a resistive pressure sensor array that achieves 1 Pa sensitivity using a modified polymer thin film. The key challenge for pressure sensors has been achieving high sensitivity across a large pressure range. Similarly, in sensing gas, highly conductive metal electrodes (*e.g.*, Pt) are generally modified by acceptor coating materials (*e.g.*,  $TiO_2$  for sensing  $H_2$ ) for high selectivity. Compared to their capacitive counterpart, resistive gas sensors are less sensitive to parasitic capacitance but suffer from temperature and humidity drift [42].

Examples of magnetic sensors used for current sensing are Hall-effect and magnetoresistive (MR) sensors [43]. Sensing






Fig. 3. Transimpedance amplifier with different feedback configurations and input sensor models.

using a magnetic field has enabled Hall-effect sensors to be widely employed in non-contact current monitoring, position sensors, and automotive applications. For MR sensors, the sensor resistance is a function of the applied magnetic field due to quantum mechanical effects. They have been used as the read head in rotating hard disk drives and recently biosensors to detect biomolecules labeled with magnetic nanoparticles (MNPs) [44], [45]. Since biological samples are intrinsically non-magnetic, this enables MR biosensors to achieve very high sensitivity. However, the need for an external magnetic field (*e.g.*, magnet, electromagnet, etc.) generally makes such platforms bulky.

Although resistive sensors can be easily arranged in a differential configuration (*i.e.* Wheatstone bridge), they often have a sizeable sensor-to-sensor mismatch and still require front-ends with large DR (>40 dB) to compensate. Worse yet, in applications such as MR biosensing, the presence of an external field leads to a large baseline-to-signal ratio ( $R_0/\Delta R$ ) and requires an even larger DR (>80 dB). In cases where a signal pattern is predictable, signal processing techniques such as matched filtering can increase detection efficiency [46]. On the other hand, noise peaking concerns for resistive sensor front-ends are less significant due to lower input capacitance.

### C. Diode/FET-Based Sensors

Diode- and FET-based sensors are semiconductor devices that modulate their conductance in response to stimuli, often non-linearly. Among which, photodiodes (PD) generate currents due to the presence of light and are often used for communication [47]–[49], automotive [50], [51], and biosensing (*e.g.*, SPR [28], ELISA [29], [31]). Optical sensing is typically complicated and bulky as it requires a multitude of external optical elements such as lasers, lenses, filters, and/or photo-multiplier tube (PMT) detectors. However, Hong *et al.* demonstrated an optical biosensing system (Fig. 2(c)) with integrated waveguide-based filters in a standard CMOS technology [39], opening a promising landscape for compact optical sensing systems. Among FET-based sensors, ISFETs are a type of electrochemical biosensor that modulate the channel conductance based on charged species

present at the gate electrode. ISFETs have been reported for detection of DNA hybridization [24] and immunoassays [25], but they are mostly used as pH sensors [26].

Unfortunately, both PD and ISFET experience large sensor mismatch and temperature dependency, making a pseudo-differential architecture less effective at canceling the common-mode variation. Worse yet, the sensitivity and DR of a PD are typically limited by the dark current. In image sensors, signal-processing techniques such as spike-based encoding are used to recover the DR [52]. The parasitic capacitance of a PD heavily depends on the process and how the *pn* junction is implemented [53]. Although it can be small (0.2 to 0.5 pF [54]), the PD capacitance can seriously complicate the front-end design for high-speed applications.

### D. MEMS Sensors

MEMS sensors are often treated as a subset of capacitive sensors. However, the design considerations for MEMS are very different from the ones for general capacitive sensors described earlier since MEMS sensors target an entirely different set of applications such as accelerometers [32]–[35] and gyroscopes [37], [38]. In MEMS sensors, as illustrated in Fig. 1, one side of the capacitor plate is movable under an exerted force to change the sensor's inertial state. The plate's movement alters the electric potential between plates; therefore, it can be measured as a change in capacitance.

Negative feedback (*e.g.*, TIA,  $I-\Delta\Sigma$ ) improves linearity and lowers sensitivity to process, voltage, and temperature (PVT) variation; however, it is particularly challenging to introduce another feedback in a MEMS system due to the existing feedback in a typical accelerometer or gyroscope that is used to control the proof mass position of the sensing element [34]. The system dynamics require careful attention to not cause instability. MEMS sensors are mostly fabricated through specialized micromachining processes (*e.g.*, surface micromachining in Fig. 2(d)) and connected to front-ends through wire bonding or flip-chip techniques, which can cause large parasitic capacitance on the order of a few pF. As will be discussed later, large input capacitance for a current front-end can cause more noise and even stability issues.

### III. TRANSIMPEDANCE AMPLIFIER

#### A. Overview

TIAAs have been widely investigated and employed for optical receivers [55]–[59], biosensing [60]–[63], and many other applications due to their simplicity and a reasonable trade-off between design parameters such as noise, bandwidth, and power [39]. A TIA converts the current into a voltage signal with a transimpedance element, either a resistor or capacitor, known as a resistive-TIA (R-TIA) capacitive-TIA (C-TIA), as shown in Fig. 3. The reason behind such  $I$ -to- $V$  conversion is that signal processing (*e.g.*, filtering, digitization, etc.) is traditionally done in the voltage domain.

In a conventional R-TIA, a resistor,  $R_F$ , is connected in feedback between the inverting and output nodes of an amplifier while the non-inverting terminal is driven to a potential,  $V_{CM}$ , that also biases the sensor, as shown in Fig. 3. There is usually also a feedback capacitor (explicit or parasitic) connected in parallel with  $R_F$  that determines the TIA's stability and band limits the signal. The amplifier's non-inverting input is also connected to the sensor, known as the device under test (DUT). This node is often referred to as a “virtual ground” since the negative feedback ensures minimal voltage perturbation. The current signal from the DUT,  $i_{in}$ , flows through  $R_F$  whose value, when the open-loop gain of the amplifier is much greater than unity, determines the total transimpedance gain. The output voltage,  $v_{out}$ , is simply related to the input current as:  $v_{out} = V_{CM} \pm i_{in}R_F$ , with the sign depending on whether the DUT is sinking (+) or sourcing (–) current. Having a virtual ground at the input node means one has full control over the sensor voltage, which can be helpful in, for example, electrochemical impedance spectroscopy (EIS), where the DUT is excited with a sinusoidal voltage and the impedance calculated by reading the resulting in- and quadrature-phase currents. Many advantages of the R-TIA stem from the fact that it is a closed-loop system. Negative feedback around the amplifier ensures a constant transimpedance gain and makes it insensitive to variation in the amplifier's open-loop gain. It can also be easily shown that the negative feedback reduces the input impedance, which is desirable for a current front-end, while simultaneously lowering the output impedance, which is desirable for a voltage output.

#### B. Gain, Bandwidth, and Stability

While a TIA structure is relatively straightforward, contradicting design requirements such as high gain, large bandwidth, and low noise make designing a TIA a non-trivial task. Since increasing the gain usually has the opposite effect on the bandwidth and stability, the three parameters must be considered together during the design process. As shown in Fig. 3, the total input capacitance,  $C_{IN}$ , is the parallel combination of the sensor capacitance (photodiode,  $C_{dl}$ , etc.) and the total stray/parasitic capacitance,  $C_{stray}$ , from the amplifier input and routing interconnects. The amplifier has a single-pole response  $A(s) = A_0/(1 + s\tau_A)$  where  $A_0$  is the dc gain and  $\tau_A$  is the  $RC$  time constant for the internal pole at frequency,  $f_A$ , *i.e.*  $\tau_A = 1/(2\pi f_A)$ . The closed-loop transimpedance




Fig. 4. Tradeoff between  $BW$  and  $R_T$  for an R-TIA [64].

frequency response,  $Z_T(s)$ , can be derived as [64]

$$Z_T(s) = -R_T \frac{1}{1 + \frac{s}{\omega_0 Q} + \frac{s^2}{\omega_0^2}} \quad (1)$$

$$R_T = R_F \frac{A_0}{A_0 + 1} \quad (2)$$

$$\omega_0 = \sqrt{\frac{A_0 + 1}{R_F C_{IN} \tau_A}} \quad (3)$$

$$Q = \frac{\sqrt{(A_0 + 1) R_F C_{IN} \tau_A}}{R_F C_{IN} + \tau_A} \quad (4)$$

where  $R_T$  is the dc gain accounting for the finite loop gain,  $\omega_0$  is the natural frequency, and  $Q$  is the quality factor describing the damping behavior of the filter response. For a typical peaking-free Butterworth low-pass characteristic,  $Q \leq 1/\sqrt{2}$  and therefore the maximum bound on transimpedance gain is

$$R_T \leq \frac{f_{GBW}}{2\pi C_{IN} BW^2} \quad (5)$$

where  $BW$  is the TIA's  $-3dB$  bandwidth and  $f_{GBW} = A_0 f_A$  is the amplifier's gain-bandwidth product (GBW). This bound is known as the *transimpedance limit* [65] and was generalized for other TIA topologies by Säckinger [64]. The transimpedance limit describes the maximum transimpedance gain a TIA can achieve for a given bandwidth. The tradeoff between transimpedance and bandwidth of an R-TIA for a given amplifier GBW can be represented graphically in Fig. 4, which can be helpful for TIA designers to make an educated estimate of the amplifier requirements for a particular design. For applications (*e.g.*, biomedical) that need considerable gain ( $> 100 \text{ M}\Omega$ ) for high sensitivity, large  $R_F$  can be implemented as a discrete chip resistor, on-chip as a pseudo-resistor [66], or in a tee network configuration [67].

The TIA stability is another important design consideration due to  $C_{IN}$ , especially for sensor applications where  $C_{IN}$  can be quite large or the TIA is near the transimpedance limit. For example, the  $C_{dl}$  introduced by electrochemical sensors can easily be a few nF [41]. As a result,  $C_{IN} R_F$  may introduce a pole within the loop bandwidth and cause instability. The feedback capacitor,  $C_F$ , introduces a zero in the feedback path to compensate for the phase shift from the input time constant.  $C_F$  may be either an explicit or parasitic capacitance. The  $\sim 1 \text{ pF}$  capacitance from the PCB and package is often sufficient for high gain discrete designs. Extra care must be




Fig. 5. Noise sources in an R-TIA with the input sensor replaced by an equivalent circuit model.

taken with the tee network due to the parasitic capacitance at the intermediate node. To find a good starting point for sizing  $C_F$ , it is mathematically convenient to calculate  $C_F$  for a phase margin of  $45^\circ$  where

$$C_F = \frac{1}{4\pi R_F f_{GBW}} \left( 1 + \sqrt{1 + 8\pi R_F C_{IN} f_{GBW}} \right). \quad (6)$$

However, designers should overcompensate the TIA to  $\sim 65^\circ$  phase margin considering the tolerance in  $C_F$  as well as the fact that PVT variation may shift the amplifier bandwidth.

### C. Noise

The noise model of a typical R-TIA is shown in Fig. 5. Having a resistor in the feedback path unavoidably adds to the total input-referred noise of the system. The input-referred current noise power spectral density (PSD) is

$$\overline{i_n^2} = \frac{4k_B T}{R_F} + \overline{v_{n,op}^2} \left[ \frac{1}{R_F^2} + (2\pi f)^2 (C_F + C_{IN})^2 \right] \quad (7)$$

where  $\overline{v_{n,op}^2}$  is the input-referred voltage noise of the amplifier,  $k_B$  is Boltzmann's constant, and  $T$  is the temperature. The two main contributors to the noise are the resistor and the amplifier's noise. Decreasing the amplifier's noise typically comes at the expense of higher power consumption whereas  $R_F$  can be maximized considering the amplifier output swing. However, as shown in (5), larger  $R_F$  reduces the closed-loop bandwidth making it undesirable for high-speed applications. There has been research on noise-canceling (NC) techniques to reduce the TIA noise by 15% while maintaining a large bandwidth [57]. In the proposed NC-TIA, the noise voltage at the input and output of the TIA are added destructively through an auxiliary path while the signal is unaffected. However, such cancellation is very sensitive to PVT variation and ineffective at canceling the thermal noise from  $R_F$ , therefore  $R_F$  still needs to be maximized and the tradeoff remains.

Another implication of (7) is in its second term where the amplifier noise is scaled by the total input capacitance and asymptotically increases at 20 dB/dec, typically dominating the noise performance at high frequency, as shown in Fig. 6. Unfortunately, this noise-peaking behavior is shared among




Fig. 6. Representative input-referred current noise PSD in a TIA [60].

all current front-end topologies, making low-power, low-noise, and high-bandwidth TIA design a very challenging topic. Therefore, most TIAs are designed to be application-specific. For example, TIAs for biosensing applications are usually heavily bandlimited to achieve low noise and power since most biological signals are slow ( $< 100$  Hz) while having large gain ( $> 10$  M $\Omega$ ). On the other hand, broadband ( $> \text{GHz}$ ) TIAs for optical applications are typically very power-hungry and have considerably lower gain ( $< 100$  k $\Omega$ ).

### D. Capacitive TIA

Besides its effect on the bandwidth, large  $R_F$  (up to G $\Omega$ ) also poses a practical limitation due to the area required in CMOS implementations and tolerance in discrete applications. C-TIAs are one way of eliminating such limitation by replacing  $R_F$  with a noiseless capacitor. In CMOS technologies, capacitors are usually preferred since operational transconductance amplifiers (OTAs) have high output impedance. As shown in Fig. 7(a), a C-TIA is essentially an integrator whose output voltage is a function of the integrated input current. However, like all integrators, a C-TIA is prone to saturation when given a dc input signal or leakage. Therefore, a simple reset switch across  $C_F$  is used to reset its charge periodically and provide a dc feedback path. In the presence of a signal with a large dc component, as in many bio-applications (*i.e.* dark current from photodiodes or ionic current in nanopores), the reset time can set an unreasonably short measurement period. Continuous-reset schemes using a pseudo-resistor [68], [69] or current reducer [60] (Fig. 7(b)) have been proposed to maintain large bandwidth at the expense of linearity and additional power overhead. A second stage differentiating amplifier is needed to recover a linear relationship between the input current and output voltage. The resulting topology is referred to as the *integrator-differentiator* architecture. The differentiator's noise is inconsequential as it is heavily attenuated by the first stage when input-referred. As a result, a C-TIA offers unique advantages of high sensitivity and very low noise across a wide bandwidth.

The total transimpedance gain for a typical integrator-differentiator architecture is  $R_d C_d / C_i$  where  $C_i$  is the integrator




Fig. 7. (a) Example of an impedance spectroscopy setup using the integrator-differentiator architecture with a reset network to prevent saturation of the integrator induced by the dc input current, (b) schematic of a C-TIA with active feedback as a continuous reset [60].

feedback capacitance and  $R_d$  and  $C_d$  are the  $RC$  components in the differentiator, as shown in Fig. 7(a). The closed-loop bandwidth is

$$f_{-3dB} = f_{GBW} \frac{C_i}{C_i + C_{IN}} \quad (8)$$

where  $C_{IN}$  is the total input capacitance and  $f_{GBW}$  is the gain bandwidth product of the opamp. It is beyond this paper's scope to derive the exact expression for frequency response and input-referred current noise for a C-TIA as it depends on how the dc servo loop is implemented. In general, designers need to consider the thermal noise introduced by the active path in a continuous-time feedback implementation. In a discrete-time reset scheme, the system is limited by the  $k_B T/C$  and folded-back high-frequency noise due to sampling. However, it has been shown that correlated double sampling (CDS) is very effective at eliminating correlated noise such as  $k_B T/C$  and flicker noise in a discrete-time system [70]. However, designers also need to be aware that CDS increases the overall white noise due to noise-folding.

### E. Common-Gate TIA

As mentioned above, traditional shunt-feedback TIAs have reduced bandwidth and instability when presented with a large input capacitance. The common-gate TIA (CG-TIA)




Fig. 8. (a) Basic common-gate TIA implementation; (b) Noise sources in CG-TIA including current source noise.

has been proposed as an alternative TIA topology where the open-loop nature eliminates stability concerns. As a result, CG-TIAs are widely used in high-speed optical receivers with large photodiode parasitics [71]–[73]. In a typical CG-TIA shown in Fig. 8(a), the input current is sensed by a CG stage which provides an input impedance of roughly  $1/g_m$ , where  $g_m$  is the transconductance of the input transistor  $M_1$ . The drain terminal of  $M_1$  is connected to a resistor,  $R_T$ , which defines the total transimpedance gain. In this way, the input impedance (input pole) and the transimpedance (output pole) are conveniently decoupled and can therefore be optimized separately, a notable advantage over its shunt-feedback counterparts. To further reduce the input impedance of a CG-TIA, techniques such as regulated-cascode [71], [72] and negative impedance by cross-coupling CGs [73] have been proposed.

The main challenges in designing CG-TIAs are noise and limited headroom. Noise sources in a typical CG-TIA are shown in Fig. 8(b). Since the input transistor  $M_1$  forms a cascode stage when the input is open (to calculate current noise), it contributes negligibly to the total input-referred current noise at low frequency. However, the noise current produced by the load  $R_T$  and current source  $M_2$  are directly referred to input as

$$\overline{i_n^2} = \frac{4k_B T}{R_T} + 4k_B T \gamma g_{m2} + \frac{K_f g_{m2}^2}{C_{ox} W L f} \quad (9)$$

where  $g_{m2}$  is the transconductance of  $M_2$ ,  $\gamma$  and  $K_f$  are both process dependent coefficients ( $\gamma = 2/3$  for long channel devices and  $> 2$  for deep sub-micron processes),  $C_{ox}$  is the unit oxide capacitance, and  $W$  and  $L$  are the width and length of the transistor, respectively. A CG-TIA typically has higher noise due to the first term in (9) since the size of  $R_T$  is limited by the headroom. In low voltage designs,  $R_T$  is usually maximized for transimpedance gain and lower noise; hence the  $IR$  drop across  $R_T$  severely limits the headroom available for the rest of the circuit.

Table I provides a non-exhaustive summary of state-of-the-art TIAs in different form factors. This table aims to provide readers with general guidance on picking or designing the TIA for their sensor of choice. Benchtop TIAs provide excellent performance and flexibility due to additional features such as active cooling or capacitance neutralization, which come at the cost of power and size. Integrated solutions



TABLE I  
STATE-OF-THE-ART TRANSIMPEDANCE AMPLIFIERS

	Reference	Topology	Gain ( $\Omega$ )	Input Range <sup>a</sup>	BW (Hz)	IRN (fA/ $\sqrt{\text{Hz}}$ )	$C_{IN}$ <sup>b</sup> (pF)	$I_{BIAS}$ (fA)	Power (mW) @ Supply (V)	Application
<b>Bench-top</b>	Femto™ DDPCA-300	R-TIA	10 k – 10 T	1 mA	1 – 400	0.2 – 45,000	5	30	1050 @ 15	General
	Axopatch™ 200B	R-TIA	0.5 – 500 G	200 nA	70 k	11 – 30	-	1000	-	Patch-clamp
	SRS™ 470	R-TIA	1 k – 1 T	5 mA	10 – 1 M	5 – 150,000	-	-	6000 @ 24	General
	Keithley™ 480	R-TIA	1 k – 100 G	10 mA	1 – 10 k	1.2 – 900	-	-	-	General
<b>Discrete</b>	LTC6563	R-TIA	22.2 k	90 $\mu$ A	500 M	4,500	1.5	-	200 @ 3.3	Lidar
	ADN2820	SiGe R-TIA	5 k	1.4 mA	9 G	10,000	-	-	200 @ 3.3	Ethernet
	OPA857	R-TIA	5 k, 20 k	240 $\mu$ A	105 M, 125 M	125,000	2	-	77 @ 3.3	Optical
<b>Integrated</b>	Ferrari [60]	C-TIA	60 M	10 nA	4 M	4	-	-	45 @ 3	General
	Mulberry [63]	C-TIA	0.86 – 7 G	1 nA	4.4 k	6.25	-	-	12.5 @ 3.3	Nanopore
	Kang [62]	C-TIA	10 M – 10 G	100 $\mu$ A	5 M	1,700 – 30,000	-	-	5.2 @ 1.8	Ultrasound
	Rosenstein [61]	R-TIA	100 M	1.5 nA	1 M	41	1	-	5 @ 1.5	Nanopore
	Djekic [66]	R-TIA	1 M – 1 G	20 nA	8 k – 2 M	5.5 – 140	-	-	9.2 @ 1.8	General
	Ray [72]	CG-TIA	50 k	30 $\mu$ A	6.3 G	27,000	1	-	108 @ 1.2	Optical

<sup>a</sup>Maximum input  $I_{peak}$

<sup>b</sup>input stray capacitance, not the input capacitance used for noise characterization

BW: bandwidth, IRN: input-referred noise,  $I_{BIAS}$ : input bias current

typically employ the C-TIA topology and open a new frontier for large-scale parallel sensing, especially in arrayed applications, such as biosensors and touch displays. Discrete solutions provide a middle ground between compactness and versatility and are used in low channel count applications and for prototyping.

#### IV. CURRENT CONVEYOR

##### A. Overview

A current conveyor (CC) is the most integral building block of any current-mode circuit due to its versatility and ability to handle a large input range with high efficiency. It is worthwhile to introduce the concept of a current-mode circuit first to help further the discussion. Current-mode circuits are characterized as circuits whose signals of interest are handled in the current domain without the need for a transimpedance element, such as in a TIA. For example, the current signal from the sensor can be directly processed by current-mode circuits (e.g., CC or current-input ADC), eliminating the need for an extra step to convert the signal into the voltage domain followed by a voltage-mode ADC. The advantages of current-mode circuits should become evident at this point, as they: 1) do not require a high-performance closed-loop amplifier for large voltage gain; 2) are easily scaled into advanced CMOS process nodes since the limited supply voltage does not constrain their DR, and they do not need high precision passive components; and

3) show high performance in terms of speed, bandwidth, and accuracy.

The concept of a CC was first introduced by Sedra and Smith [74], and it has since been shown using the *Theory of Adjoint Networks* [75], [76], that all active devices can be made of a suitable connection of one or two CCs (specifically the second generation CC, or CCII), making the CC a versatile component in analog systems. As shown in Fig. 9, a CCII is a three-port system that can be represented by a transfer matrix that captures the current or voltage expression at each port. The CCII has a transfer matrix of

$$\begin{bmatrix} i_Y \\ v_X \\ i_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_Y \\ i_X \\ v_Z \end{bmatrix} \quad (10)$$

where  $i_k$  and  $v_k$  are the current and voltage at port X, Y, and Z, respectively. Therefore, the voltage at the input node X,  $v_X$ , follows the voltage applied to node Y, which has an infinite input impedance as it sees no current (the difference between CCI and CCII is whether  $i_Y = i_X$  or  $i_Y = 0$ , respectively). The output node, Z, which has ideally infinite output impedance, carries the same (or opposite) current as  $i_X$ . The following intrinsic properties of a CC make it a promising front-end choice for sensor applications: 1) low input impedance for negligible signal attenuation and thus is less sensitive to stray capacitance at the sensor interface; 2) high output impedance as needed to drive subsequent






Fig. 9. Block representation and simplified CMOS implementation of second-generation current conveyor (CCII).

current-mode circuits; and 3) voltage following between nodes  $X$  and  $Y$  ensures a well-defined bias of the sensor voltage, which is required in most sensor applications [77]–[81].

The CMOS implementation of the CCII shown in Fig. 9 was derived from the CCI based on a translinear loop (TL) formed by the four input transistors [82]. The translinear principle exploits the exponential  $I$ - $V$  characteristic of bipolar transistors [83], [84] and was later generalized for CMOS transistors operating in subthreshold (which also have an exponential  $I$ - $V$  relationship) and eventually operating above-threshold [85]. The TL ensures accurate voltage following from node  $Y$  to  $X$  while defining a PVT-insensitive quiescent current flowing through transistor  $M_{n1}$  and  $M_{p1}$ , which solves the major limitation in early generation CCs [86], [87]. Another issue with conventional CCs is that they could not achieve simultaneous low quiescent power consumption and large input range since they have a maximum input and output current limited by the dc bias current. With the TL architecture, the CC has class-AB (push-pull) operation by conveying a current larger than its quiescent current, significantly increasing the current efficiency over its class-A counterpart. However, the additional transistors required to construct the TL loop unavoidably increase the minimum headroom margin by two overdrive voltages. To address this issue, class-AB CCs based on quasi-floating gate techniques were developed without the supply voltage penalty but at the cost of an additional amplifier and passive components used for ac coupling [88], [89].

### B. Gain, Bandwidth, and Stability

The dc transfer function of the CCII in Fig. 9 can be derived by the size ratio,  $\beta$ , between the output current mirrors,  $M_{n4}/M_{n3}$  and  $M_{p4}/M_{p3}$ . To evaluate the ac response of a current-output circuit, the output port of the CC is shorted to ground in small-signal analysis, hence

$$\frac{i_{out}}{i_{in}}(s) = \frac{\beta}{1 + sR_{IN}C_{IN}} \quad (11)$$

where  $C_{IN}$  is the total input capacitance and  $R_{IN}$  is the finite input impedance of the CC, namely

$$R_{IN} \approx \frac{1}{g_{m,n} + g_{m,p}}. \quad (12)$$





Fig. 10. (a) Schematic of an early class-AB CCII with opamp feedback to reduce the input impedance; (b) Conceptual model for the input stage proposed in [90] and later employed in [91].

One issue with a TL-based CC is that its input impedance is solely determined by the transconductance of the input transistors, which is highly dependent on the process and the quiescent current,  $I_Q$ , of the input branch. In low-power applications, when the CC is biased with a small  $I_Q$ , the transistors have small  $g_m$  therefore resulting in a relatively large input impedance (e.g.,  $\sim 2.5 \text{ M}\Omega$  at  $I_Q = 10 \text{ nA}$  with  $g_m/I_D = 20$ , which places the input pole at  $\sim 60 \text{ Hz}$  for  $C_{IN} = 1 \text{ nF}$ ), significantly limiting the frequency and noise performance.

To reduce the input impedance of a TL-based CC while maintaining the class-AB operation,  $I_Q$  can be increased for larger  $g_m$ . However, this increases the thermal noise and power consumption of the CC. Another approach is to use an amplifier feedback topology (Fig. 10), which was proposed in [90] and recently used in a current front-end for amperometry [91]. The resulting closed-loop system resembles a regulated common-gate structure, and the open-loop gain of the amplifier reduces the CC input impedance. However, the addition of a feedback amplifier may introduce stability concerns since there are two poles in the new CC structure – one pole remains at the CC's input, and the other is the dominant pole of the added amplifier. It can be shown that stability can be maintained if the unity-gain frequency of the amplifier is less than the input pole of the original CC [92].

### C. Noise

Typical noise sources in a CC are shown in Fig. 11. For simplicity, assume the transconductance of the PMOS and NMOS transistors are the same, i.e.  $g_{m,n} = g_{m,p} = g_m$ , and the output current mirrors have a gain of  $\beta$ . The input-referred current noise PSD of a TL-based CC can be calculated as

$$\overline{i_n^2} = \left(4 + \frac{2}{\beta}\right) \left(4k_B T \gamma g_m + \frac{K_f g_m^2}{C_{ox} W L f}\right) \left(1 + s \frac{C_{IN}}{2g_m}\right)^2. \quad (13)$$




Fig. 11. Noise sources in a CCI with the input sensor replaced by an equivalent circuit model.

The first and second noise terms in (13) refer to the thermal noise (or shot noise,  $2qI$ , depending on the region of operation) and flicker noise of each transistor, respectively. The in-band flicker noise (and offset) of the current mirrors can be significantly suppressed by using chopping or dynamic element matching (DEM) at the expense of additional power from the clock and pseudo-random sequence generation [93]. The third term in (13) is why the input impedance of CC needs to be minimized such that the noise zero gets pushed away from the signal bandwidth. In the case of the feedback variant of the CC shown in Fig. 10, even though the input impedance is reduced, the amplifier introduces another noise source such that the input noise PSD becomes

$$\overline{i_n^2} = \overline{i_{n,CC}^2} \left(1 + s \frac{C_{IN}}{A_0 2g_m}\right)^2 + \overline{v_{n,op}^2} \left(\frac{1 + s R_s C_{IN}}{R_s}\right)^2 \quad (14)$$

where  $A_0$  is the dc gain of the added opamp, and  $R_s$  is the sensor shunt resistance, which is typically very large ( $>100 \text{ M}\Omega$ ). Like the TIA, the voltage noise of the amplifier in a CC also scales with  $C_{IN}$  and needs to be minimized at the cost of more power consumption.

## V. CURRENT-MODE DELTA-SIGMA MODULATOR

### A. Overview

Current-mode delta-sigma (I- $\Delta\Sigma$ ) modulators have been gaining interest as sensor interfaces for direct current-to-digital conversion. Although most state-of-the-art continuous-time (CT)  $\Delta\Sigma$  modulators are used for digitizing voltage signals, they can be adapted into a I- $\Delta\Sigma$  modulator by removing the input resistors such that the loop filter directly integrates the sensor current. Therefore, as will be shown later, many of the system-level considerations for CT- $\Delta\Sigma$  modulators also directly apply to I- $\Delta\Sigma$  modulators.

A I- $\Delta\Sigma$  modulator, in its most simplified form, consists of a loop filter (integrator), a quantizer (comparator), and a feedback network (resistor), as shown in Fig. 12(a). The resulting architecture is an error-feedback system that utilizes two key concepts: oversampling and noise shaping. In contrast to a Nyquist-rate ADC, a  $\Delta\Sigma$  modulator is sampled at a frequency much higher than the signal bandwidth such that the output signal is recovered from the *averaged* bitstream




Fig. 12. Single-ended schematic of a 1<sup>st</sup>-order I- $\Delta\Sigma$  (a) with resistive feedback and (b) noise model with quantizer modeled as additive noise source.

sequence rather than an instantaneous quantization result. In a stable modulator, the negative feedback ensures that the *average* capacitor current is zero; otherwise, the voltage across the capacitor would be unbounded. Therefore, on average,  $\overline{i_{in}} = \overline{i_{fb}}$ , which results in a signal transfer function (STF) of

$$STF = \frac{\overline{v_{out}}}{\overline{i_{in}}} = -R_{DAC}. \quad (15)$$

It can also be shown that the STF in the frequency domain is a *sinc* function, which means that the modulator filters signals at integer multiples of  $f_s$ . This inherent anti-aliasing property is another advantage of a I- $\Delta\Sigma$  modulator such that it does not require extra filters to band-limit the noise. Compared to the aforementioned TIAs and CC, a I- $\Delta\Sigma$  modulator includes a highly nonlinear block – the quantizer, which directly adds a quantization error,  $e_Q$ , to the output, as shown in Fig. 12(b). To analyze the noise transfer function (NTF) from  $e_Q$  to the output, a CT  $\Delta\Sigma$  can be rearranged into separate CT and discrete-time (DT) domains for simplicity [94]. In this way, the NTF is

$$NTF = 1 - \frac{A_0}{1 + A_0} z^{-1} \quad (16)$$

where  $A_0$  is the dc gain of the integrator. Therefore, an ideal integrator results in a high-pass NTF that shapes most of  $e_Q$  away from the signal band. Such noise shaping behavior allows a  $\Delta\Sigma$  modulator to achieve high resolution using only a coarse quantizer, which can even be a single-bit comparator, significantly relaxing the system's design complexity and area/power requirements.

A I- $\Delta\Sigma$  modulator can be directly connected to the sensor [95]–[99] or used after a current-mode AFE such as a

CC [77], [80]. For applications where the sensor is held at a constant dc bias voltage, direct quantization is superior in terms of noise performance, thanks to the inherent anti-aliasing of a CT  $\Delta\Sigma$ . On the other hand, the latter scheme is generally employed in applications where voltage modulation is necessary (e.g., cyclic voltammetry) such that the AFE shields the sensor voltage variation from changing the virtual ground of the modulator to achieve better linearity. Even though DEM can be used to eliminate the flicker noise of the current mirrors in a CC, having an additional stage unavoidably increases the total input-referred noise such that the shot noise of the CC usually limits the overall system.

The dynamic range of a I- $\Delta\Sigma$  modulator is determined by its loop filter order, quantizer resolution, and oversampling ratio ( $OSR = f_s/(2f_b)$ , where  $f_b$  is the signal bandwidth) while the feedback limits its input range. There has been work with higher-order modulators [41], but most low-bandwidth, moderate resolution sensor interfaces can get by with a 1<sup>st</sup>- or 2<sup>nd</sup>-order, single-bit design. To avoid having a prohibitively large OSR or current references spanning orders of magnitude, I- $\Delta\Sigma$  modulators with a duty-cycled DAC [97] or input [77] have been proposed where the reference (or input) is pulse-width modulated to achieve higher sensitivity and larger dynamic range with little power overhead or hardware complexity. However, this technique is only applicable to dc input signals and sensitive to charge injection from the sampling switch. Introducing a digital filter in a 1<sup>st</sup>-order loop has also been proposed to achieve multi-bit quantization and feedback with negligible power overhead [96], [98], [100].

Discussion on  $\Delta\Sigma$  modulators can be found at both ends of the spectrum – too mathematical or too hand-wavy, neither of which provides helpful insight to new designers. In the following, general considerations for a I- $\Delta\Sigma$  modulator will be addressed in conjunction with a design strategy based on rules of thumb, aiming to equip the readers with practical tools to tackle the design of a I- $\Delta\Sigma$  modulator for their sensor.

### B. Gain, Bandwidth, and Stability

Since a  $\Delta\Sigma$  modulator is a data converter with a digital output, the concept of gain and bandwidth is different from the previous discussion of TIAs and CCs. In this section, the same analysis will be carried out for the integrator instead. Nevertheless, as will be shown later, the integrator's gain and bandwidth in a  $\Delta\Sigma$  are tightly related to the specifications such as the OSR and  $f_s$  of the modulator.

The integrator is by far the most important block of a  $\Delta\Sigma$  modulator as it is crucial to the overall linearity, in-band noise (IBN), and energy efficiency of the system. The most popular realization of an integrator in a  $\Delta\Sigma$  modulator is to connect an OTA in feedback with a capacitor. An OTA with infinite gain and bandwidth means the integrator is linear. However, with finite dc gain, the integrator is referred to as a “lossy” integrator, as not all charge integrated on the capacitor corresponds to a voltage change at the output. A lossy integrator and the quantizer's nonlinear nature can lead to the occurrence of dead-zones, where inputs smaller than a specific level do not affect the digital output. In the frequency domain, a lossy integrator pushes the zero of the NTF in (16)

away from dc, increasing the quantization noise in the signal band. A general rule of thumb is that the amplifier's open-loop dc gain in a single-loop modulator should be roughly equal to its OSR [101], i.e.  $A_0 \approx OSR$ , such that the additional quantization noise is less than 1.2 dB. The OSR of a  $\Delta\Sigma$  can be chosen based on the target signal-to-quantization noise ratio (SQNR), as

$$SQNR_{pk} = \frac{3(2L+1)M^2OSR^{2L+1}}{2\pi^{2L}} \quad (17)$$

where  $L$  is the order and  $M$  is the number of levels in the quantizer. The OTA bandwidth is another important design consideration as it can cause integrator gain errors and increase the total IBN. Through simulation, it is suggested that for a single-loop modulator, there is no significant IBN degradation if the GBW of the amplifier is roughly equal to  $f_s$  [101].

The stability of a 1<sup>st</sup>-order  $\Delta\Sigma$  can be guaranteed if the input signal does not exceed the reference range. However, as the number of integrators increases in higher-order systems, stability becomes much less intuitive. Designers must rely on simulations or tools such as the *Delta-Sigma Toolbox* by Schreier to decide the scaling coefficients for each integrator and feedback path to maintain stable operation [102].

### C. Noise

Assuming the flicker noise of the integrator and feedback DAC are eliminated with chopping or DEM, the modulator's IBN comprises both the thermal noise,  $N_{th}$ , and the quantization noise,  $N_q$ , that is shaped by the loop filter. It can be shown that decreasing  $N_q$  (by increasing the OSR or NTF order) has less than a linear power tradeoff, while decreasing  $N_{th}$  by  $2\times$  increases the power consumption by the same factor in a constant  $g_m/I_D$  design. As a result, a larger  $N_{th}$  can be tolerated with less power for the same total IBN. Therefore, in a typical  $\Delta\Sigma$  design, the total IBN is strategically partitioned such that  $N_{th}$  accounts for most of the IBN budget for good power efficiency. A good rule of thumb is to keep  $N_q \sim 12$  dB lower than  $N_{th}$  [94].

Neglecting the noise contribution from  $N_q$  and the latter stages in a higher-order design, the total input-referred (thermal) noise of a I- $\Delta\Sigma$  modulator can be expressed as

$$\overline{i_n^2} = \overline{i_{n,DAC}^2} + \overline{v_{n,op}^2} \left( \frac{1}{Z_s \parallel Z_{fb}} \right)^2 \quad (18)$$

where  $\overline{i_{n,DAC}^2}$  is the thermal noise from the feedback DAC, and the second term in (18) is the integrator's input-referred voltage noise reflected into a current by the impedance seen at the input node (i.e. the parallel combination of the sensor,  $Z_s$ , and feedback,  $Z_{fb}$ , impedances). The feedback DAC can be realized as resistive (R-DAC), capacitive (C-DAC), or current-steering (I-DAC). It can be shown that R-DACs typically have better noise performance ( $>3$  dB), but I-DACs are much smaller and easier to implement with a large dynamic range using techniques such as current-splitting [103]. C-DACs are less sensitive to clock jitter but necessitate an OTA with sufficiently high linearity due to the sharp transient current. Worse yet, C-DACs compromise the inherent anti-aliasing property




Fig. 13. Implementation of a current-to-frequency converter [107].

of CT- $\Delta\Sigma$  by sampling the virtual ground, which is a less popular choice [94]. There are other “noise-like” behaviors in a I- $\Delta\Sigma$  modulator, such as inter-symbol interference (ISI) and clock jitter. However, it is beyond this paper’s scope to discuss all the nonidealities in a  $\Delta\Sigma$  modulator.

## VI. CURRENT-TO-FREQUENCY CONVERTER

### A. Overview

*I-to-F* converters are another type of current-mode AFE that converts the sensor current into a time-domain pulse train whose frequency is directly proportional to the current magnitude [104]. Therefore, *I-to-F* converters achieve direct current quantization without an explicit ADC, significantly saving area, power, and complexity, and thus are often found in applications where the area is the most critical factor, such as implantable healthcare devices [105]–[107]. Another motivation for using an *I-to-F* converter is that the frequency/duty cycle modulated output waveform is intrinsically compatible with backscatter communication (load shift keying) – a wireless transmission technique often found in implantable/RFID system-on-chip (SoC) to greatly reduce the total power consumption by pushing the digitization and transmission burden to the host side.

### B. Gain, Bandwidth, and Stability

*I-to-F* converters can be implemented by a current-starved ring oscillator whose oscillation frequency is proportional to the input current [105] or a pulse position modulator [106], [107]. An example of the latter is shown in Fig. 13, and the basic operation principle is as follows: the input current is mirrored to isolate the sensor from kickback. The mirrored current,  $I_{F2}$ , charges a capacitor,  $C_{INT}$ , until  $V_{INT}$  exceeds a pre-defined threshold voltage (e.g.,  $3/4 \cdot DV_{DD}$ ) of the comparator, *Comp1*, which flips the SR-latch output. Then, a reference current,  $I_{REF}$ , discharges  $C_{INT}$  until  $V_{INT}$  drops below the lower threshold voltage (e.g.,  $1/4 \cdot DV_{DD}$ ) of *Comp2*. Therefore, the duty cycle,  $D$ , and period,  $T$ , of the *I-to-F* converter output can be expressed as

$$T = \frac{DV_{DD}C_{INT}}{2I_{F2}} \quad (19)$$

$$D = \frac{DV_{DD}C_{INT}}{2I_{REF}}. \quad (20)$$

As such, the sensor current can be derived from the  $D/T$  ratio with respect to  $I_{REF}$  without precisely needing to know the values of  $C_{INT}$  or  $DV_{DD}$ . In the context of a wireless implantable system, where the *I-to-F* converter is connected to a backscatter switch for data transmission, the  $D/T$  ratio should be chosen to be less than unity (or  $<20\%$  in [106]) such that the switch is open for most of the transmission period. This means  $I_{REF}$  should be a fraction [106] or larger [107] than the sensor current, depending on the orientation of the current sources. However, the absolute value of  $I_{REF}$  can be subject to PVT variation; therefore, a calibration step might be necessary to measure  $I_{F2}$  at the expense of added complexity and power overhead.

In Fig. 13, the windowed comparator (*Comp1* and *Comp2*) continuously compare  $V_{INT}$  to  $3/4$  and  $1/4$  of the reference voltage ( $DV_{DD}$ ), respectively. Therefore, *Comp1* and *Comp2* should be implemented as NMOS and PMOS inputs, respectively, to ensure enough headroom for all transistors. Unfortunately, gain mismatch between the comparators results in an error in the output waveform. This behavior will be further discussed in the following section. The comparator bandwidth should be large enough to minimize error from the propagation delay for the narrowest pulse width,  $T_{min}$ , for the given signal range and  $C_{INT}$  (e.g.,  $\sim 5\times$  larger for 99% accuracy). Specifically,

$$\frac{g_m}{2\pi C_L} > \frac{1}{5T_{min}} \quad (21)$$

where  $g_m$  and  $C_L$  are the input pair transconductance and load capacitance of the comparators, respectively.

### C. Noise

The noise contributors and noise-like nonidealities in an *I-to-F* converter consist of the thermal noise from the current sources, comparators, and reference voltages, as well as the nonidealities introduced by the comparators, e.g. offset and propagation delay. It can be shown that comparator offset only leads to a dc error in the final  $D/T$  ratio since the offset is constant for both the charge and discharge phase, therefore not affecting the overall linearity of the converter. However, the comparator propagation delay is signal-dependent as it takes more time to resolve to the correct state when  $V_{INT}$  is approaching the thresholds *slowly*, as in the case for a small input current. Thus, comparator delay introduces a signal-dependent variation in  $T$  and a dc offset in  $D$ , increasing the system’s nonlinearity.

## VII. LOW-LEAKAGE PCB DESIGN GUIDELINES

In high-precision current-sensing applications, low leakage is required to measure current signals in the sub-pA range. Sometimes, the best effort in designing an ultra-sensitive AFE is ruined if a designer does not take care in reducing potential sources of leakage that exist between the AFE and off-chip sensors or test equipment. For a standard FR4 PCB shown in Fig. 14(a), where the chip is wire-bonded to the PCB (chip-on-board packaging) to reduce packaging parasitics, several things can cause leakage on the order of tens of pAs if preemptive measures are not taken, specifically: 1) surface contaminants






Fig. 14. Overview of leakage sources from PCB (a) with standard FR4, (b) proper PCB design for low leakage [108], and (c) cross-sectional view of two- and multi-layer guarding.

(flux residue), 2) surface charge (solder mask), and 3) substrate leakage [108]. Worse yet, PCB leakage is PVT dependent which makes it difficult to calibrate. In the following, PCB design and preparation practices such as guarding and cleaning are described (Fig. 14(b)). These techniques have been shown to reduce the PCB leakage to the low-fA level.

Guarding is a technique to protect the sensitive trace by surrounding it with another trace driven by a low impedance source. As such, guarding minimizes the potential difference between the signal trace and the guard traces, thereby significantly reducing the signal trace leakage [109]. Guarding is especially important if the PCB resistivity is low relative to the sensor impedance. For example, the typical resistance of a standard FR4 PCB is on the order of 10 G $\Omega$ . Under a 1-V difference between the signal and substrate, there will be a leakage current on the order of 10 pA if guarding is not implemented, which is unacceptable for fA – pA range sensing applications. However, conductive guard traces close to the signal trace can be another source of parasitic input capacitance, which designers should account for given the noise implications. In a lab setting, the guard is usually provided by the measurement equipment (e.g., Keithley SourceMeter). However, in a practical deployment, designers need to provide the guard voltage by generating a replica of the signal voltage. In a TIA, this is usually the same voltage used to bias the sensor,  $V_{CM}$ . As shown in Fig. 14(c), guard traces should also be placed below and on the sides (on the same plane) of the

signal trace. In multi-layer PCBs, the signal trace can also be sandwiched between two layers of guard traces.

Removing the solder mask is another useful PCB technique for leakage mitigation. Solder masks are generally used to reduce moisture infiltration into the PCB material and for ease of soldering. However, solder mask tends to accumulate surface charge that can cause leakage. Therefore, the solder mask should be removed around the guard and sensitive traces when designing a low-current measurement system.

The PCB substrate is a subtle but important consideration. Among them, FR4 glass epoxy is the most common insulating substrate on the market. However, when performance is the uttermost concern, PCBs with ceramic hybrid substrates, such as Rogers 4003C, typically have 1,000 $\times$  higher resistivity than standard FR4. They have been shown to have  $\sim 5$  fA of leakage,  $\sim 20,000\times$  lower than standard FR4 [108]. Rogers substrates are often used in microwave and high-speed circuits but also show good performance in low-current applications by significantly reducing substrate leakage. Some designers forego the PCB connection entirely and “air solder” the input as air is an excellent dielectric.

Lastly, an assembled PCB should be adequately cleaned to remove surface contaminants such as dust or flux residue, contributing to leakage. In a typical cleaning protocol [110], the PCB is soaked in acetone for roughly ten minutes, followed by aggressively scrubbing with isopropanol. Then the PCB is rinsed with deionized water for a few minutes, blow-dried with nitrogen gas, and baked for 2 hours at 85  $^{\circ}\text{C}$  before use. Cleaning has been shown to reduce PCB leakage by more than 20 $\times$  compared to an unwashed PCB.

## VIII. DISCUSSION

The development of ultra-sensitive sensors has spurred the need for higher and higher performance AFEs. Among these, CMOS designs have achieved state-of-the-art performance with ever-increasing sensitivity, dynamic range, and power efficiency. Such constant improvements over prior works are often made possible by innovative circuit design. Therefore, although this paper’s scope is beyond just CMOS AFEs, Table II shows recent trends in CMOS current-sensing AFEs over the last decade. In the following, the four architectures described previously, *i.e.* TIA, CC, I- $\Delta\Sigma$ , and I-to-F converters, are compared on a system-level, aiming to provide readers with strategic design consideration to select the front-end topology best suited for their application.

R-TIAs provide a reasonable balance between key design parameters such as the gain-bandwidth product (GBW), power, and noise among the various front-end topologies. Therefore, R-TIAs are very versatile and can be found in an extensive range of applications with a wide range of specifications. However, as described in Section III, the transimpedance limit exhibits a quadratic power increase for large bandwidths making an R-TIA design for high-speed applications (e.g., optical communications) typically consume tens of mW. Thermal noise from the feedback resistor also relegates R-TIAs to be

TABLE II  
STATE-OF-THE-ART CMOS CURRENT SENSING FRONT-ENDS

Ref	Topology	Process (nm)	Gain	Input Range	BW (Hz)	IRN (fA/ $\sqrt{\text{Hz}}$ )	$C_{\text{noise}}^a$ (pF)	DR <sup>b</sup> (dB)	Power (mW) @ Supply (V)	Area <sup>c</sup> (mm <sup>2</sup> )	Application
[60]	C-TIA	350	60 M $\Omega$	10 nA <sup>d</sup>	4 M	4	1	60	45 @ $\pm 1.5$	0.34	General
[62]	C-TIA	180	10 M – 10 G $\Omega$	100 $\mu$ A	7.1 – 5.7 M	1,700 – 30,000	15	46	5.2 @ $\pm 0.9$	0.12	Ultrasound
[63]	C-TIA	350	0.86 – 7 G $\Omega$	1 nA	4.4 k	6.25	-	68	12.5 @ 3.3	0.02	Nanopore
[61]	R-TIA	130	100 M $\Omega$	1.5 nA	1M	41	1	31	5 @ 1.5	0.2	Nanopore
[55]	R-TIA	180	2.6 k	15 $\mu$ A	8.5 G	11,600	0.2	24	81 @ 1.8	0.25 <sup>e</sup>	Optical Receiver
[56]	R-TIA	65	20 k	20 $\mu$ A	10 G	7,000	0.1	29	23 @ 1.2	0.12	Optical Receiver
[58]	R-TIA	65	500 $\Omega$	100 mA	40 G	19,800	-	88	55.2 @ 1.2	0.6	Optical Receiver
[59]	R-TIA	130	30 – 4,500 $\Omega$	5 mA	27 G	20,000	-	64	313 @ 3.3	1.12	Optical Receiver
[66]	R-TIA	180	1 M – 1 G $\Omega$	20 nA	8 k – 2 M	5.5 – 140	5	66	9.2 @ 1.8	0.07	General
[72]	CG-TIA	130	50 k	30 $\mu$ A	6.3 G	27,000	1	23	108 @ 1.2	0.08	Optical
[88]	CC	500	1 – 15 A/A	50 $\mu$ A	1 – 3 M	5,700	-	74	0.28 @ 3.3	0.127	General
[77]	CC + I- $\Delta\Sigma$	500	1 – 32 A/A	16 $\mu$ A	0.5	141	-	54	0.241 @ 5	0.157	Electrochemical
[80]	CC + I- $\Delta\Sigma$	130	1 – 1/1000 A/A	1 mA	100	9,100	-	60	0.029 @ 3	0.16	Electrochemical
[96]	I- $\Delta\Sigma$	350	-	2.8 $\mu$ A	10	6,957	-	77	0.017 @ 1.5	0.5	pH
[98]	I- $\Delta\Sigma$	180	-	1.1 $\mu$ A	10	30	-	78	0.05 @ 1.8	0.11	Biosensing
[99]	I- $\Delta\Sigma$	180	-	10 $\mu$ A	1.8	74.5	-	160	0.295 @ 1.8	0.2	Biosensing
[100]	I- $\Delta\Sigma$	55	-	200 $\mu$ A	4 k	31,600	-	140	1.011 @ 1.2	0.585	General
[104]	I-to-F	180	-	11.6 $\mu$ A	10 k	11.6	-	140	5.22 @ 1.8	0.091	Biosensing

<sup>a</sup>Input capacitance used for noise characterization

<sup>d</sup>Frequency-dependent input range

BW: bandwidth, IRN: input-referred noise

<sup>b</sup> $20\log(I_{\text{MAX}}/I_{\text{MIN}})$  calculated at a fixed-gain setting

<sup>e</sup>Estimated

<sup>c</sup>Active area (per channel)

the worst in noise performance. On the other hand, C-TIAs have been shown to achieve the lowest input-referred noise ( $<10$  fA/ $\sqrt{\text{Hz}}$ ) by taking advantage of a noiseless feedback element. Despite the need for a second differentiator stage, its noise contribution is negligible due to the large gain from the integrator stage. As a result, C-TIAs are usually favored in low-noise applications. However, they are prone to saturation and require either periodic resetting [91] or a continuous feedback path to discharge the signal's dc component. Such reset techniques require clock generation and/or alter the C-TIA frequency response (e.g., bandpass in [60]); therefore, they are generally not employed in wideband applications. The additional differentiator stage typically makes the overall C-TIA consume more power than its R-TIA counterpart. The effect of charge injection due to the reset switch was characterized for electrochemical sensors in [91]. The average current integrated onto the working electrode was more than  $4\times$  compared to a

CC designed with the same power consumption and sampling frequency. Thus, one should consider the impact of having the sensor directly connected to a front-end that is chopped. Unlike R-TIAs or C-TIAs, CG-TIAs operate in open-loop such that a large input capacitance will not de-stabilize the amplifier. CG-TIAs are generally used in high-speed optical links where the PD parasitic capacitance is large given the bandwidth, and noise is not the most critical concern. CG-TIAs suffer from limited headroom.

The primary purpose of having a CC in a current-sensing AFE is to provide a low input impedance and voltage bias to the sensor while having moderate gain ( $<10$  A/A) to relax the noise requirement of the following stages. A CC's gain is defined by a current mirror ratio, which is often chopped or rotated with DEM for high resolution at the cost of additional power. The transistors that cannot be chopped in a CC must be sized large enough to mitigate flicker noise

for a low-bandwidth design. CCs have been shown to have better current efficiency due to the class-AB operation and are particularly helpful in cases where a large voltage excursion needs to be applied at the sensor side (*e.g.*, scanning the working electrode in cyclic voltammetry) due to their ability to maintain linear current conveying across a wide input common-mode voltage range, which is typically unwanted for an amplifier, as in the cases for a TIA and  $I-\Delta\Sigma$  modulator.

In cases where the sensor is biased at a constant dc voltage, a  $I-\Delta\Sigma$  modulator can be used to directly quantize the signal for the best power efficiency. Due to oversampling,  $I-\Delta\Sigma$  modulators typically target low bandwidth signals ( $<10$  kHz). Unlike TIAs,  $I-\Delta\Sigma$  modulators can theoretically achieve an extremely large dynamic range ( $>80$  dB) by properly choosing the order, OSR, and quantizer resolution. An even larger cross-scale dynamic range ( $>120$  dB) was reported using a current-steering DAC with a programmable range setting. For example, in [99], the input polarity was asynchronously flipped whenever the integrator output is close to saturation as detected by a windowed comparator. This technique essentially eliminates the need for resetting the C-TIA and allows continuous integration to achieve a state-of-the-art dynamic range of 160 dB with high linearity (7 ppm integrated nonlinearity). In [98], a sub-pA resolution was achieved by incorporating a digital prediction filter in a single-bit  $I-\Delta\Sigma$  modulator to realize the equivalent of multi-bit quantization with negligible power overhead. However, the input impedance of a  $I-\Delta\Sigma$  is quite high, and noise peaking needs to be considered for capacitive sensing.

Last but not least,  $I$ -to- $F$  converters achieve direct quantization with very little hardware by converting the input current level to a frequency/duty cycle modulated waveform suitable for backscatter communication systems, such as often encountered in IoT devices. The current sources should be sized large or chopped if the resolution is limited by flicker noise. The input pairs of the comparators should also be sized large to increase the  $g_m/I_D$  ratio for low offset and input-referred noise. The passive capacitor can be replaced by an active integrator which provides a virtual ground for the current sources. However, the area and power overhead of an additional amplifier conflict with the incentive of using an  $I$ -to- $F$  converter in the first place; therefore, this design is not generally used.

## IX. CONCLUSION

Current sensors transduce current signals in response to stimuli from everyday life, spanning macroscopic signals such as temperature, pressure, and light to the microscopic regime such as biomolecular binding events. Their versatility has led to broad deployment in environmental, automotive, industrial, and medical applications. This article first reviewed examples of such sensors to gain an understanding of the application-specific requirements and nonidealities. While understanding the sensor is crucial, a complete sensing system requires engineers to know front-end design as well. This article then discussed the primary design considerations for three common current-sensing architectures, namely the transimpedance amplifiers (R-TIA, C-TIA, and CG-TIA),

current conveyor (CC), current-mode delta-sigma modulator ( $I-\Delta\Sigma$ ), and current-to-frequency ( $I$ -to- $F$ ) converters. R-TIAs provide a reasonable balance between key parameters such as gain-bandwidth product, power, and noise; therefore are the most commonly used. However, they are not suitable for high-speed or ultra-low-noise applications due to noisy shunt feedback and tightly coupled design parameters, such as the input impedance, transimpedance gain, stability, and bandwidth. C-TIAs are a low-noise variation for R-TIAs by utilizing a noiseless feedback element but require an auxiliary path (*e.g.*, dc servo loop or reset switch) to avoid saturation. CG-TIAs are the open-loop version of R-TIAs that do not suffer from instability with a large input capacitance but tend to be noisy and have limited transimpedance gain when resistively loaded. The transimpedance gain can be increased by using a CC. CCs have current gain and are usually paired with a current-mode ADC such as  $I-\Delta\Sigma$  when there is a need to decouple the sensor from the ADC (*e.g.*, to provide low input impedance or voltage excitation).  $I-\Delta\Sigma$  modulators have been gaining popularity as front-ends for resistive sensors and are best suited for applications where a large dynamic range is required (*e.g.*, biosensors where a small signal is superimposed on a significantly larger background signal). Despite not being as popular as the other AFEs,  $I$ -to- $F$  converters are used in applications where size and power are of the most critical concerns, such as wireless systems. Last, this paper provided low-leakage PCB design guidelines that should be followed for high-sensitivity current front-end designs.

## REFERENCES

- [1] F. N. Toth, G. C. M. Meijer, and M. van der Lee, "A planar capacitive precision gauge for liquid-level and leakage detection," *IEEE Trans. Instrum. Meas.*, vol. 46, no. 2, pp. 644–646, Apr. 1997.
- [2] H. Canbolat, "A novel level measurement technique using three capacitive sensors for liquids," *IEEE Trans. Instrum. Meas.*, vol. 58, no. 10, pp. 3762–3768, Oct. 2009.
- [3] D. Barlettino *et al.*, "A single-chip CMOS micro-hotplate array for hazardous-gas detection and material characterization," in *Proc. IEEE Int. Solid-State Circuits Conf.*, vol. 1, Feb. 2004, pp. 312–313.
- [4] H. Jiang, C.-C. Huang, M. R. Chan, and D. A. Hall, "A 2-in-1 temperature and humidity sensor with a single FLL wheatstone-bridge front-end," *IEEE J. Solid-State Circuits*, vol. 55, no. 8, pp. 2174–2185, Aug. 2020.
- [5] J.-E. Park, D.-H. Lim, and D.-K. Jeong, "A reconfigurable 40-to-67 dB SNR, 50-to-6400 Hz frame-rate, column-parallel readout IC for capacitive touch-screen panels," *IEEE J. Solid-State Circuits*, vol. 49, no. 10, pp. 2305–2318, Oct. 2014.
- [6] M. Miyamoto, M. Hamaguchi, and A. Nagao, "A  $143 \times 81$  mutual-capacitance touch-sensing analog front-end with parallel drive and differential sensing architecture," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 335–343, Jan. 2015.
- [7] N. Kirchner, D. Hordern, D. Liu, and G. Dissanayake, "Capacitive sensor for object ranging and material type identification," *Sens. Actuators A, Phys.*, vol. 148, no. 1, pp. 96–104, Nov. 2008.
- [8] E. Ghafar-Zadeh, M. Sawan, V. P. Chodavarapu, and T. Hosseini-Nia, "Bacteria growth monitoring through a differential CMOS capacitive sensor," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 4, pp. 232–238, Aug. 2010.
- [9] M. S.-C. Lu, Y.-C. Chen, and P.-C. Huang, "5×5 CMOS capacitive sensor array for detection of the neurotransmitter dopamine," *Biosensors Bioelectron.*, vol. 26, no. 3, pp. 1093–1097, Nov. 2010.
- [10] G. Nabovati, E. Ghafar-Zadeh, A. Letourneau, and M. Sawan, "Smart cell culture monitoring and drug test platform using CMOS capacitive sensor array," *IEEE Trans. Biomed. Eng.*, vol. 66, no. 4, pp. 1094–1104, Apr. 2019.
- [11] S. B. Prakash and P. Abshire, "Tracking cancer cell proliferation on a CMOS capacitance sensor chip," *Biosensors Bioelectron.*, vol. 23, no. 10, pp. 1449–1457, May 2008.

- [12] S. Pan and K. A. A. Makinwa, "A 0.25 mm<sup>2</sup>-resistor-based temperature sensor with an inaccuracy of 0.12°C (3 $\sigma$ ) from -55°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3347–3355, Dec. 2018.
- [13] P. Park, D. Ruffieux, and K. A. A. Makinwa, "A thermistor-based temperature sensor for a real-time clock with  $\pm 2$  ppm frequency stability," *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1571–1580, Jul. 2015.
- [14] S. Pan, Y. Luo, S. Heidary Shalmany, and K. A. A. Makinwa, "A resistor-based temperature sensor with a 0.13 pJ-K<sup>2</sup> resolution FoM," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 164–173, Jan. 2018.
- [15] L. Pan *et al.*, "An ultra-sensitive resistive pressure sensor based on hollow-sphere microstructure induced elasticity in conducting polymer film," *Nature Commun.*, vol. 5, no. 1, p. 3002, Jan. 2014.
- [16] H. Tian *et al.*, "A graphene-based resistive pressure sensor with record-high sensitivity in a wide pressure range," *Sci. Rep.*, vol. 5, no. 1, p. 8603, Feb. 2015.
- [17] M. Tonezzer, D. T. T. Le, S. Iannotta, and N. Van Hieu, "Selective discrimination of hazardous gases using one single metal oxide resistive sensor," *Sens. Actuators B, Chem.*, vol. 277, pp. 121–128, Dec. 2018.
- [18] S. Pandey, G. K. Goswami, and K. K. Nanda, "Nanocomposite based flexible ultrasensitive resistive gas sensor for chemical reactions studies," *Sci. Rep.*, vol. 3, no. 1, p. 2082, Jun. 2013.
- [19] J.-R. Lee *et al.*, "Multiplex giant magnetoresistive biosensor microarrays identify interferon-associated autoantibodies in systemic lupus erythematosus," *Sci. Rep.*, vol. 6, p. 27623, Jun. 2016.
- [20] A. Fernandes, C. Duarte, F. Cardoso, R. Bexiga, S. Cardoso, and P. Freitas, "Lab-on-chip cytometry based on magnetoresistive sensors for bacteria detection in milk," *Sensors*, vol. 14, no. 8, pp. 15496–15524, Aug. 2014.
- [21] R. S. Gaster, D. A. Hall, and S. X. Wang, "nanoLAB: An ultraportable, handheld diagnostic laboratory for global health," *Lab Chip*, vol. 11, no. 5, pp. 950–956, Mar. 2011.
- [22] X. Zhou, M. Sveiven, and D. A. Hall, "A CMOS magnetoresistive sensor front-end with mismatch-tolerance and sub-ppm sensitivity for magnetic immunoassays," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 6, pp. 1254–1263, Dec. 2019.
- [23] J. Pan, S. Liu, Y. Yang, and J. Lu, "A highly sensitive resistive pressure sensor based on a carbon nanotube-liquid crystal-PDMS composite," *Nanomaterials*, vol. 8, no. 6, p. 413, Jun. 2018.
- [24] L. Bandiera *et al.*, "A fully electronic sensor for the measurement of cDNA hybridization kinetics," *Biosensors Bioelectron.*, vol. 22, nos. 9–10, pp. 2108–2114, Apr. 2007.
- [25] Z. E. Selvanayagam, P. Neuzil, P. Gopalakrishnakone, U. Sridhar, M. Singh, and L. C. Ho, "An ISFET-based immunosensor for the detection of  $\beta$ -Bungarotoxin," *Biosensors Bioelectron.*, vol. 17, no. 9, pp. 821–826, Sep. 2002.
- [26] P. A. Hammond, D. Ali, and D. R. S. Cumming, "A system-on-chip digital pH meter for use in a wireless diagnostic capsule," *IEEE Trans. Biomed. Eng.*, vol. 52, no. 4, pp. 687–694, Apr. 2005.
- [27] P. Damborsky, J. Švitel, and J. Katrlík, "Optical biosensors," *Essays Biochem.*, vol. 60, no. 1, pp. 91–100, Jun. 2016.
- [28] K. Pimková *et al.*, "Surface plasmon resonance biosensor for the detection of VEGFR-1—A protein marker of myelodysplastic syndromes," *Anal. Bioanal. Chem.*, vol. 402, no. 1, pp. 381–387, Jan. 2012.
- [29] E. Engvall and P. Perlmann, "Enzyme-linked immunosorbent assay (ELISA) quantitative assay of immunoglobulin G," *Immunochemistry*, vol. 8, no. 9, pp. 871–874, Sep. 1971.
- [30] S. J. Dwight *et al.*, "Perturbation of fluorescence by nonspecific interactions between anionic poly(phenylenevinylene)s and proteins: Implications for biosensors," *J. Amer. Chem. Soc.*, vol. 126, no. 51, pp. 16850–16859, Dec. 2004.
- [31] Q.-Y. Zhang, H. Chen, Z. Lin, and J.-M. Lin, "Comparison of chemiluminescence enzyme immunoassay based on magnetic microparticles with traditional colorimetric ELISA for the detection of serum  $\alpha$ -fetoprotein," *J. Pharmaceutical Anal.*, vol. 2, no. 2, pp. 130–135, Apr. 2012.
- [32] J. Wu, G. K. Fedder, and L. R. Carley, "A low-noise low-offset capacitive sensing amplifier for a 50- $\mu$ g/ $\sqrt{\text{Hz}}$  monolithic CMOS MEMS accelerometer," *IEEE J. Solid-State Circuits*, vol. 39, no. 5, pp. 722–730, May 2004.
- [33] B. V. Amini, R. Abdolvand, and F. Ayazi, "A 4.5-mW closed-loop  $\Delta \Sigma$  micro-gravity CMOS SOI accelerometer," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2983–2991, Dec. 2006.
- [34] F. Chen, X. Li, and M. Kraft, "Electromechanical sigma-delta modulators ( $\Sigma \Delta$ M) force feedback interfaces for capacitive MEMS inertial sensors: A review," *IEEE Sensors J.*, vol. 16, no. 17, pp. 6476–6495, Sep. 2016.
- [35] A. Sabato, C. Niezrecki, and G. Fortino, "Wireless MEMS-based accelerometer sensor boards for structural vibration monitoring: A review," *IEEE Sensors J.*, vol. 17, no. 2, pp. 226–235, Jan. 2017.
- [36] Y. Deimerly, P. Rey, P. Robert, T. Bourouina, and G. Jourdan, "Electromechanical damping in MEMS accelerometers: A way towards single chip gyrometer accelerometer co-integration," in *Proc. IEEE 27th Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan. 2014, pp. 725–728.
- [37] C. He *et al.*, "A MEMS vibratory gyroscope with real-time mode-matching and robust control for the sense mode," *IEEE Sensors J.*, vol. 15, no. 4, pp. 2069–2077, Apr. 2015.
- [38] J. Raman, E. Cretu, P. Rombouts, and L. Weyten, "A closed-loop digitally controlled MEMS gyroscope with unconstrained sigma-delta force-feedback," *IEEE Sensors J.*, vol. 9, no. 3, pp. 297–305, Mar. 2009.
- [39] L. Hong, H. Li, H. Yang, and K. Sengupta, "Fully integrated fluorescence biosensors on-chip employing multi-functional nanoplasmonic optical structures in CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2388–2406, Sep. 2017.
- [40] H. Wang and L. Pilon, "Accurate simulations of electric double layer capacitance of ultramicroelectrodes," *J. Phys. Chem. C*, vol. 115, no. 33, pp. 16711–16719, Aug. 2011.
- [41] B. Bozorgzadeh, D. R. Schuweiler, M. J. Bobak, P. A. Garriss, and P. Mohseni, "Neurochemostat: A neural interface SoC with integrated chemometrics for closed-loop regulation of brain dopamine," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 3, pp. 654–667, Jun. 2016.
- [42] N. Gilda and V. R. Rao, "Comparison of capacitive versus resistive mode of sensing for vapor phase explosive detection," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits*, Jun. 2015, pp. 778–781.
- [43] J. Lenz and S. Edelstein, "Magnetic sensors and their applications," *IEEE Sensors J.*, vol. 6, no. 3, pp. 631–649, Jun. 2006.
- [44] R. S. Gaster *et al.*, "Matrix-insensitive protein assays push the limits of biosensors in medicine," *Nature Med.*, vol. 15, no. 11, pp. 1327–1332, Nov. 2009.
- [45] D. A. Hall, R. S. Gaster, K. A. A. Makinwa, S. X. Wang, and B. Murmann, "A 256 pixel magnetoresistive biosensor microarray in 0.18  $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 5, pp. 1290–1301, May 2013.
- [46] C.-C. Huang, X. Zhou, D. Ying, and D. A. Hall, "A GMR-based magnetic flow cytometer using matched filtering," in *Proc. IEEE SENSORS*, Oct. 2017, pp. 1–3.
- [47] H. Kaushal and G. Kaddoum, "Optical communication in space: Challenges and mitigation techniques," *IEEE Commun. Surveys Tuts.*, vol. 19, no. 1, pp. 57–96, 1st Quart., 2017.
- [48] R. X. G. Ferreira *et al.*, "High bandwidth GaN-based micro-LEDs for multi-Gb/s visible light communications," *IEEE Photon. Technol. Lett.*, vol. 28, no. 19, pp. 2023–2026, Oct. 1, 2016.
- [49] Z. Zeng, S. Fu, H. Zhang, Y. Dong, and J. Cheng, "A survey of underwater optical wireless communications," *IEEE Commun. Surveys Tuts.*, vol. 19, no. 1, pp. 204–238, 1st Quart., 2017.
- [50] T. Fersch, R. Weigel, and A. Koelpin, "A CDMA modulation technique for automotive time-of-flight LiDAR systems," *IEEE Sensors J.*, vol. 17, no. 11, pp. 3507–3516, Jun. 2017.
- [51] S.-I. Oh and H.-B. Kang, "Fast occupancy grid filtering using grid cell clusters from LIDAR and stereo vision sensor data," *IEEE Sensors J.*, vol. 16, no. 19, pp. 7258–7266, Oct. 2016.
- [52] A. Harrison, R. Ozgun, J. Lin, A. Andreou, and R. Etienne-Cummings, "A spike based 3D imager chip using a mixed mode encoding read-out," in *Proc. Biomed. Circuits Syst. Conf. (BioCAS)*, Nov. 2010, pp. 190–193.
- [53] K. Murari, R. Etienne-Cummings, N. Thakor, and G. Cauwenberghs, "Which photodiode to use: A comparison of CMOS-compatible structures," *IEEE Sensors J.*, vol. 9, no. 7, pp. 752–760, Jul. 2009.
- [54] B. Razavi, *Design of Integrated Circuits for Optical Communications*, 1st ed. Boston, MA, USA: McGraw-Hill, 2002.
- [55] D. Li *et al.*, "Low-noise broadband CMOS TIA based on multi-stage stagger-tuned amplifier for high-speed high-sensitivity optical communication," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 10, pp. 3676–3689, Oct. 2019.



- [56] M. G. Ahmed *et al.*, "A 12-Gb/s  $-16.8$ -dBm OMA sensitivity 23-mW optical receiver in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 445–457, Feb. 2018.
- [57] M. Atef and H. Zimmermann, "Optical receiver using noise cancelling with an integrated photodiode in 40 nm CMOS technology," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 7, pp. 1929–1936, Jul. 2013.
- [58] S. G. Kim, C. Hong, Y. S. Eo, J. Kim, and S. M. Park, "A 40-GHz mirrored-cascode differential transimpedance amplifier in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1468–1474, May 2019.
- [59] M. G. Ahmed, T. N. Huynh, C. Williams, Y. Wang, P. K. Hanumolu, and A. Rylyakov, "34-GBd linear transimpedance amplifier for 200-Gb/s DP-16-QAM optical coherent receivers," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 834–844, Mar. 2019.
- [60] G. Ferrari, F. Gozzini, A. Molari, and M. Sampietro, "Transimpedance amplifier for high sensitivity current measurements on nanodevices," *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1609–1616, May 2009.
- [61] J. K. Rosenstein, M. Wanunu, C. A. Merchant, M. Drndic, and K. L. Shepard, "Integrated nanopore sensing platform with sub-microsecond temporal resolution," *Nature Methods*, vol. 9, no. 5, pp. 487–492, May 2012.
- [62] E. Kang *et al.*, "A variable-gain low-noise transimpedance amplifier for miniature ultrasound probes," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3157–3168, Dec. 2020.
- [63] G. Mulberry, K. A. White, and B. N. Kim, "Analysis of simple half-shared transimpedance amplifier for picoampere biosensor measurements," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 2, pp. 387–395, Apr. 2019.
- [64] E. Sackinger, "The transimpedance limit," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1848–1856, Aug. 2010.
- [65] S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 346–355, Mar. 2000.
- [66] D. Djekic *et al.*, "A 0.1% THD, 1-M $\Omega$  to 1-G $\Omega$  sistor," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 1913–1923, Jul. 2018.
- [67] R. Yang, S.-W. Zhen, Y.-R. Zhang, Y.-Q. Zhao, X. Yang, and B. Zhang, "A wideband transimpedance amplifier with tee network topology," in *Proc. IEEE 15th Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, Nov. 2020, pp. 1–3.
- [68] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 958–965, Jun. 2003.
- [69] S.-Y. Peng, M. S. Qureshi, P. E. Hasler, A. Basu, and F. L. Degertekin, "A charge-based low-power high-SNR capacitive sensing interface circuit," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 7, pp. 1863–1872, Aug. 2008.
- [70] M. Crescentini, M. Bennati, M. Carminati, and M. Tartagni, "Noise limits of CMOS current interfaces for biosensors: A review," *IEEE Trans. Biomed. Circuits Syst.*, vol. 8, no. 2, pp. 278–292, Apr. 2014.
- [71] F. Aflatouni and H. Hashemi, "A 1.8mW Wideband 57dB $\Omega$  transimpedance amplifier in 0.13  $\mu$ m CMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2009, pp. 57–60.
- [72] S. Ray and M. M. Hella, "A 53 dB $\Omega$  7-GHz inductorless transimpedance amplifier and a 1-THz+ GBP limiting amplifier in 0.13- $\mu$ m CMOS," *IEEE Trans. Circuits Syst. Regul. Pap.*, vol. 65, no. 8, pp. 2365–2377, Aug. 2018.
- [73] M. H. Taghavi *et al.*, "10-Gb/s 0.13- $\mu$ m CMOS inductorless modified-RGC transimpedance amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 8, pp. 1971–1980, Aug. 2015.
- [74] K. C. Smith and A. Sedra, "The current conveyor—A new circuit building block," *Proc. IEEE*, vol. 56, no. 8, pp. 1368–1369, Aug. 1968.
- [75] G. W. Roberts and A. S. Sedra, "All current-mode frequency selective circuits," *Electron. Lett.*, vol. 25, no. 12, pp. 759–761, Jun. 1989.
- [76] G. W. Roberts and A. S. Sedra, "Adjoint networks revisited," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1990, pp. 540–544.
- [77] H. Li, C. S. Boling, and A. J. Mason, "CMOS amperometric ADC with high sensitivity, dynamic range and power efficiency for air quality monitoring," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 4, pp. 817–827, Aug. 2016.
- [78] H. Li, S. Parsnejad, E. Ashoori, C. Thompson, E. K. Purcell, and A. J. Mason, "Ultracompact microwatt CMOS current readout with picoampere noise and kilohertz bandwidth for biosensor arrays," *IEEE Trans. Biomed. Circuits Syst.*, vol. 12, no. 1, pp. 35–46, Feb. 2018.
- [79] M. H. Nazari, H. Mazhab-Jafari, L. Leng, A. Guenther, and R. Genov, "CMOS neurotransmitter microarray: 96-channel integrated potentiostat with on-die microsensors," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 3, pp. 338–348, Jun. 2013.
- [80] M. Haberler, I. Siegl, C. Steffan, and M. Auer, "A bidirectional current-mirror-based potentiostat using a slice-based class-AB amplifier," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 298–301, 2020.
- [81] J. Guo *et al.*, "A 51fA/Hz<sup>0.5</sup> low power heterodyne impedance analyzer for electrochemical impedance spectroscopy," in *Proc. Symp. VLSI Circuits*, 2013, pp. C56–C57.
- [82] S. Kawahito and Y. Tadokoro, "CMOS class-AB current mirrors for precision current-mode analog-signal-processing elements," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 43, no. 12, pp. 843–845, Dec. 1996.
- [83] B. Gilbert, "Translinear circuits: A proposed classification," *Electron. Lett.*, vol. 11, no. 1, pp. 14–16, Jan. 1975.
- [84] A. Fabre, O. Saaïd, F. Wiest, and C. Boucheron, "High frequency applications based on a new current controlled conveyor," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 43, no. 2, pp. 82–91, Feb. 1996.
- [85] E. Seevinck and R. J. Wierigink, "Generalized translinear circuit principle," *IEEE J. Solid-State Circuits*, vol. 26, no. 8, pp. 1098–1102, Aug. 1991.
- [86] E. Bruun, "Class AB CMOS first-generation current conveyor," *Electron. Lett.*, vol. 31, no. 6, pp. 422–423, Mar. 1995.
- [87] Z. Wang, "Wideband class AB (push-pull) current amplifier in CMOS technology," *Electron. Lett.*, vol. 26, no. 8, pp. 543–545, Apr. 1990.
- [88] F. Esparza-Alfaro, S. Pennisi, G. Palumbo, and A. J. Lopez-Martin, "Low-power class-AB CMOS voltage feedback current operational amplifier with tunable gain and bandwidth," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 8, pp. 574–578, Aug. 2014.
- [89] A. J. Lopez-Martin, J. Ramirez-Angulo, R. G. Carvajal, and J. M. Algueta, "Compact class AB CMOS current mirror," *Electron. Lett.*, vol. 44, no. 23, pp. 1335–1336, Nov. 2008.
- [90] T. Kurashina, S. Ogawa, and K. Watanabe, "A high performance class AB current conveyor," in *Proc. IEEE Int. Conf. Electron., Circuits Systems. Surfing Waves Sci. Technol.*, vol. 3, Sep. 1998, pp. 143–146.
- [91] H. M. Jafari and R. Genov, "Chopper-stabilized bidirectional current acquisition circuits for electrochemical amperometric biosensors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 5, pp. 1149–1157, May 2013.
- [92] K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1379–1384, Dec. 1990.
- [93] G. Wegmann and E. A. Vittoz, "Analysis and improvements of accurate dynamic current mirrors," *IEEE J. Solid-State Circuits*, vol. 25, no. 3, pp. 699–706, Jun. 1990.
- [94] R. Schreier, S. Pavan, and G. C. Temes, *Understanding Delta-Sigma Data Converters*, 2nd ed. Hoboken, NJ, USA: Wiley, 2017.
- [95] A. Gore, S. Chakrabarty, S. Pal, and E. C. Alocilja, "A multichannel femtoampere-sensitivity potentiostat array for biosensing applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 11, pp. 2357–2363, Nov. 2006.
- [96] H. Son *et al.*, "A low-power wide dynamic-range current readout circuit for ion-sensitive FET sensors," *IEEE Trans. Biomed. Circuits Syst.*, vol. 11, no. 3, pp. 523–533, Jun. 2017.
- [97] M. Stanacevic, K. Murari, A. Rege, G. Cauwenberghs, and N. V. Thakor, "VLSI potentiostat array with oversampling gain modulation for wide-range neurotransmitter sensing," *IEEE Trans. Biomed. Circuits Syst.*, vol. 1, no. 1, pp. 63–72, Mar. 2007.
- [98] D. Ying, P.-W. Chen, C. Tseng, Y.-H. Lo, and D. A. Hall, "A sub-pA current sensing front-end for transient induced molecular spectroscopy," in *Proc. Symp. VLSI Circuits*, Jun. 2019, pp. C316–C317.
- [99] C.-L. Hsu and D. A. Hall, "A current-measurement front-end with 160 dB dynamic range and 7ppm INL," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 326–328.

- [100] S.-H. Wu, Y.-S. Shu, A. Y.-C. Chiou, W.-H. Huang, Z.-X. Chen, and H.-Y. Hsieh, "9.1 A current-sensing front-end realized by a continuous-time incremental ADC with 12b SAR quantizer and reset-then-open resistive DAC achieving 140 dB DR and 8ppm INL at 4kS/s," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 154–156.
- [101] F. Gerfers and M. Ortmanns, *Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations*. Berlin, Germany: Springer-Verlag, 2006.
- [102] R. Schreier. *Delta Sigma Toolbox*. Accessed: May 20, 2020. [Online]. Available: <https://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox>
- [103] B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," *IEEE J. Solid-State Circuits*, vol. 38, no. 8, pp. 1353–1363, Aug. 2003.
- [104] S. Dai, R. T. Perera, Z. Yang, and J. K. Rosenstein, "A 155-dB dynamic range current measurement front end for electrochemical biosensing," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 5, pp. 935–944, Oct. 2016.
- [105] Y. Liao *et al.*, "A 3- $\mu$ W CMOS glucose sensor for wireless contactless tear glucose monitoring," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 335–344, Jan. 2012.
- [106] H. Jiang, X. Zhou, S. Kulkarni, M. Uranian, R. Seenivasan, and D. A. Hall, "A sub-1  $\mu$ W multiparameter injectable BioMote for continuous alcohol monitoring," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2018, pp. 1–4.
- [107] M. M. Ahmadi and G. A. Jullien, "A wireless-implantable microsystem for continuous blood glucose monitoring," *IEEE Trans. Biomed. Circuits Syst.*, vol. 3, no. 3, pp. 169–180, Jun. 2009.
- [108] C. Pochet, H. Jiang, and D. A. Hall, "Ultra-low leakage ESD protection achieving 10.5 fA leakage," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–5.
- [109] Y. M. Chi, C. Maier, and G. Cauwenberghs, "Ultra-high input impedance, low noise integrated amplifier for noncontact biopotential sensing," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 1, no. 4, pp. 526–535, Dec. 2011.
- [110] ACDi. *Printed Circuit Board Cleaning: An Important Step in the Electronic Manufacturing Assembly Process*. ACDI. Accessed: Feb. 7, 2020. [Online]. Available: <https://www.acdi.com/printed-circuit-board-cleaning-an-important-step-in-the-electronic-manufacturing-assembly-process/>



to-digital converters for wearable and biomedical applications.

**Da Ying** (Student Member, IEEE) received the B.S. (Hons.) degree in electrical engineering from Vanderbilt University, TN, USA, in 2015, and the M.S. degree in electrical engineering from the University of California at San Diego (UCSD), CA, USA, in 2017, where he is currently pursuing the Ph.D. degree.

In 2020, he was a high-speed SERDES Design Intern with Qualcomm Inc., San Diego. His research interests include current interfaces, low-power analog front-ends, and analog-to-digital converters for wearable and biomedical applications.



**Drew A. Hall** (Senior Member, IEEE) received the B.S. (Hons.) degree in computer engineering from the University of Nevada, Las Vegas, NV, USA, in 2005, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2008 and 2012, respectively.

From 2011 to 2013, he was a Research Scientist with the Integrated Biosensors Laboratory, Intel Corporation, Santa Clara, CA. Since 2013, he has been with the Department of Electrical and Computer Engineering, University of California at San Diego, where he is currently an Associate Professor. His research interests include bioelectronics, biosensors, analog circuit design, medical electronics, and sensor interfaces.

Dr. Hall has been a member of the CICC Technical Program Committee since 2017 and the ISSCC Technical Program Committee since 2020. He is a Tau Beta Pi Fellow. In 2009, he won the First Place in the Inaugural International IEEE Change the World Competition and the BME-IDEA Invention Competition. He received the Analog Devices Outstanding Designer Award in 2011, the Undergraduate Teaching Award in 2014, the Hellman Fellowship Award in 2014, the NSF CAREER Award in 2015, and the NIH Trailblazer Award in 2019. Since 2015, he has been serving as an Associate Editor for the IEEE TRANSACTIONS ON BIOMEDICAL INTEGRATED CIRCUITS.