A Pseudo-Virtual Ground Feedforwarding Technique Enabling Linearization and Higher Order Noise Shaping in VCO-Based ΔΣ Modulators

Corentin Pochet, Member, IEEE, and Drew A. Hall, Senior Member, IEEE

Abstract—This article presents a third-order voltage-controlled oscillator (VCO)-based analog-to-digital converter (ADC) that leverages pseudo-virtual ground (PVG) feedforwarding (FF) to linearize the VCOs and enable higher order noise shaping with a single feedback digital-to-analog converter. This technique leads to a power-efficient ADC implementation with a wide dynamic range. The ADC is fabricated in a 65-nm process and achieves a 92.1-dB SNDR in a 2.5-kHz bandwidth. This results in a state-of-the-art 179.6-dB figure-of-merit (FoM) among previously published VCO-based ADCs. The PVG FF technique allows the ADC to attain extremely high linearity, 123-dB peak SFDR, with a wide 1.8-Vpp differential input range. The ADC maintains performance with up to 200-mV variation on the 0.8-V supply and across temperatures from 0 to 70 °C.

Index Terms—Delta–sigma modulator, feedforward (FF) linearization, time-domain integrator, voltage-controlled oscillator (VCO)-based analog-to-digital converter (ADC).

I. INTRODUCTION

The rise of the Internet of Things (IoT) and distributed sensor nodes with machine learning and edge processing is driving the need for low-power, high-precision analog-to-digital converters (ADCs). These highly digital systems on chip (SoCs) are best implemented in advanced process nodes that have low intrinsic gain and low supply voltages. These, unfortunately, make designing the high-performance amplifiers required in high-resolution delta–sigma (ΔΣ) ADCs challenging [1].

Several techniques have been explored to enable low supply voltage operation, such as bulk input amplifiers, tailless inverters, and bulk biasing [2], [3], [4], [5]. However, these techniques often require removing the amplifier’s tail biasing to maintain enough voltage swing at low supply voltages, which involves trading the power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR) for swing, ultimately compromising the robustness. Another route is to exploit time-based encoding since it is supply voltage agnostic and benefits from the faster switching times in advanced process nodes. Time-domain architectures are frequently realized using a voltage-controlled oscillator (VCO) where VCOs have been used to implement analog operations such as amplification, filtering, and integration [6], [7], [8], [9], fundamental blocks needed in many mixed-signal systems. The most common use of these time-domain blocks is in ΔΣ ADCs, as shown in Fig. 1, where VCO-based integrators are popular due to their intrinsic phase quantization, open-loop noise-shaping [10], and, more importantly, their supply agnostic operation due to the time encoding of the phase information.

While most early research on VCO-based ADCs focused on high-speed applications with bandwidths (BWs) above 10 MHz [11], [12], [13], [14], [15], the past decade has seen a growing interest in leveraging the small area and low supply operation of VCO-based ADCs for distributed sensing applications [16], [17], [18], [19], [20], [21]. These sensor front ends typically require a wide dynamic range (DR) and linearity to capture sensor signals accurately. However, achieving high linearity has been challenging since the voltage-to-frequency gain of VCO-based ADCs is nonlinear, limiting the spurious-free DR (SFDR) to only ∼50 dB if used in open loop. As such, significant research effort has focused on linearization techniques, such as adding feedback and/or digital calibration [11], [18], [19], [20]. However, as shown in
Fig. 1, even with feedback, the first integrator swing can still be a few tens of millivolts due to the high-impedance node at the input of the integrator. This can limit the linearity and further cause quantization noise folding. Another challenge in time-domain ΔΣ architectures is that they are typically limited to first-order noise shaping. There have been attempts to increase the loop order, thus relaxing the requirement on the quantizer resolution and the oversampling ratio (OSR); however, these relied on hybrid voltage- and time-domain architectures [22], [23], [24], [25], which unfortunately lose the scaling advantages of the time-domain-only architectures.

A few time-domain-only ΔΣ architectures have achieved higher order noise shaping in a single loop. For instance, a second-order VCO-only architecture used a time-encoding integrator first stage, followed by a closed-loop, noise-shaped time-to-digital converter (TDC) [16], but it required adding additional blocks to reduce the quantizer path mismatch and improve the SFDR. In [26], third-order noise shaping is achieved through inner loop feedback. However, the first integrator is open loop, which significantly degrades the linearity. Critically, the performance of these higher order systems is lower than the first-order architecture due to the added complexity and still far from their voltage-domain counterparts.

This work reports an architecture building upon a typical time-domain capacitive digital-to-analog converter (CDAC)-based ΔΣ with a VCO-based integrator as the 1st stage, as shown in Fig. 1. A transconductor, $G_m$, and a current-controlled oscillator (CCO) form the VCO core, while a phase detector (PD) extracts the phase difference between the pseudo-differential CCOs. Due to the closed-loop operation, a pseudo-virtual ground (PVG) is created at the ADC input, reducing the swing seen by the VCO and thus linearizing the system. The PD guarantees supply voltage resilience due to the time encoding. The core concept of the technique relies on feeding forward the residue at the PVG to change the loop dynamics and linearize the first integrator by having it only process the quantization noise. This work demonstrates a third-order, VCO-only ΔΣ ADC achieving 92.1-dB SNDR over a 2.5-kHz BW using the proposed PVG feedforward (PVG FF) technique. This approach enables a high DR due to the third-order noise-shaping and > 120-dB SFDR due to linearization. The ADC consumes 4.4 µW from a 0.8-V supply achieving the best-reported Schreier SNDR figure-of-merit (FoM) for VCO-based ADCs at 179.6 dB. This article extends the work presented in [27].

The rest of this article is organized as follows. Section II discusses the loop filter design and architecture. Section III presents the circuit implementation, and Section IV presents the measurement results and a comparison to the state-of-the-art. Concluding remarks are made in Section V.

II. LOOP FILTER DESIGN

A. Architecture

The proposed architecture is best explained by starting with the well-known cascade of integrators with feedback (CIFB) architecture shown in Fig. 2(a), where the loop is stabilized through a distributed feedback network. This structure leads to a natural implementation of the loop filter coefficients and is well known for its robustness and high anti-aliasing filtering [28]. However, it suffers from a few drawbacks that have pushed researchers to explore alternative architectures. Since the loop dynamics force the first integrator’s output to cancel the digital-to-analog converter (DAC) output, the integrator input is very tonal, and the integrator output amplitude scales with the input amplitude. This limits the coefficient scaling, which increases the ADC’s area and the noise impact from the subsequent stages, reducing the overall power efficiency. This input-dependent integrator output swing also increases the signal-to-quantization noise ratio (SQNR) degradation for a nonlinear integrator due to quantization noise folding [29].

Adding a feedforward path, as shown in Fig. 2(b), solves some of these issues. Since the DAC at the integrator output contains a scaled copy of the input, feeding forward the ADC input to the integrator’s output cancels the signal component from the DAC [30]. The FF path thus reduces the integrator swing at the expense of signal transfer function (STF) peaking and reduced anti-alias filtering since the integrator is bypassed. The lower integrator output swing allows for more aggressive coefficient scaling and linearizes the integrator because it now mainly processes quantization noise. However, the FF path processes the full swing input signal and must be linear, despite the gain attenuation due to the first integrator. To abide by this strict linearity requirement, the FF path is typically implemented by a resistor connected from the input to the virtual ground of a closed-loop $RC$ integrator further down the loop.

Finally, Fig. 2(c) shows the proposed PVG FF architecture block diagram. It builds on the FF architecture by noticing that for ideal signal cancellation, the FF/DAC nodes and the ADC input node perform the same operation, i.e., $V_{in} = V_{DAC}$. While the path gains are different, the path gain ratios, i.e., $G_2/G_{FF} = G_1$, are the same. This allows the signal to be fed forward from the ADC’s PVG (the output of the first DAC) instead of the input with appropriate scaling. This enables the loop to operate

![Fig. 2. Comparison of (a) CIFB, (b) CIFB w/ FF, and (c) proposed CIFB w/ PVG FF architectures. (d) Respective output spectra of each architecture.](image-url)
with the same dynamics as the standard feedforward-based architecture while eliminating the internal feedback DAC(s) and having the FF path process only a small swing, helping with its linearization.

Behavioral simulations of the three architectures show how they perform in the presence of nonidealities. Based on simulation results, a $G_m$-CCO integrator has $\sim50$-dB SFDR for a $50$-mV$_{pp}$ swing, similar to previous work [19]. The spectra with a nonlinear first integrator, $K_1$, and FF elements, $G_{FF}$, are compared to the ideal CIFB architecture for a third-order loop filter. Fig. 2(d) shows that the CIFB has significant performance degradation when nonidealities are introduced with noticeable tones and quantization noise folding. There is less quantization noise folding when the input is fed forward, but the FF element’s nonidealities still cause significant distortion. On the other hand, due to the reduced input swing of the FF element, the PVG FF architecture’s performance is superior to the CIFB and the input-FF architectures with a similar SQNR as the input-FF but without the tones caused by the FF path nonlinearity. This demonstrates that using the PVG FF architecture, high SNDR can be achieved despite the large PVG swing. This leads to more power-efficient architecture as the linearity of the integrator and FF elements can be relaxed for a target SNR.

This architecture closely resembles the CIFF architecture as it uses FF to remove the need for internal DACs. It, therefore, shares characteristics of the CIFF loop filter family, such as STF peaking and reduced anti-aliasing. It should be noted that the CIFF architecture could not be implemented straightforwardly in a VCO-based ADC as the final integrator and quantizer are merged, and FF directly to the quantizer is not possible. Similarly, the PVG FF technique would not be easy to implement with a closed-loop voltage-domain integrator, as the integrator’s gain attenuates the virtual ground node, and loading this node slows down the integrator.

B. Loop Design

A block diagram of a third-order PVG FF architecture implemented using VCO-based integrators is shown in Fig. 3. The feedback DAC generates a voltage that cancels the input voltage, leaving the residue voltage at the ADC’s PVG. This voltage is converted to a current through a $G_m$-cell and fed to a pseudo-differential CCO. The CCO phase difference, $\Delta \phi$, is extracted using a PD and then converted back into a current where it is combined with the FF path, which is implemented with a transconductor due to the relaxed linearity. The time-domain integration and current-domain summation operations are repeated for the second integrator before the final VCO-based integrator. The last integrator’s phase is quantized and fed back to the input.

Designing the loop for a target SQNR depends on selecting key parameters, such as the quantizer resolution, OSR, and out-of-band gain (OBG). The target SNR was 95 dB in a 2.5 kHz BW; thus, the SQNR was designed to be 110 dB in Simulink, 15 dB above the target SNR, to ensure that the system is thermal noise limited and allow for some degradation when other non-idealities, such as chopping artifacts, parasitics, and DAC mismatch, are added later in the design phase. The DAC resolution was selected by trading off two parameters: the PVG node swing and the DAC layout complexity. Adding more bits results in a lower swing at the PVG node, allowing for better $G_m$-cell linearity and power efficiency. A 6-bit quantizer and DAC were selected to limit the maximum PVG swing and achieve the target SQNR with a reasonable OSR while maintaining a simple enough DAC layout. An OSR of 80 is then needed to achieve the target SQNR, considering the first integrator’s nonlinearity. These parameters are similar to the state-of-the-art voltage-domain ADC reported in [31], which allows one to compare time- and voltage-domain architectures.

The only remaining parameter to be selected is the OBG. Increasing the OBG results in a higher SQNR due to increased quantization noise filtering but affects the stability; thus, the lowest OBG achieving the target SQNR should be selected. Interestingly, the OBG increase also affects the PVG swing. As shown in Fig. 4(a), increasing the high-frequency gain creates “fuzziness” and increases the swing at the PVG. Fig. 4(b) shows a histogram of the integrator input where the swing increases by $\sim4 \times$ from an OBG of 1.25–4.5. This increased swing causes the achievable SQNR to be limited by the integrator’s nonlinearity due to quantization noise folding. This tradeoff is shown in Fig. 5, where the SQNR is calculated for a linear and nonlinear integrator. One can see that the SQNR has a shallow optimum for an OBG between 2 and 2.75, so we chose 2.5 to allow for coefficient variation. It should be
noted that this optimum point will depend on several factors, such as the OSR, number of bits in the DAC, and $G_m$-CCO linearity. The PVG swing also affects the maximum $g_m/I_D$ of the $G_m$-cell in the integrators, as a large swing requires a lower $g_m/I_D$ to avoid full current steering. The ADC’s maximum signal amplitude (MSA) depends on the OBG; however, with a 6-bit DAC, the MSA is \( \sim 90\% \) with \(< 3\%\) variation between an OBG of 1.25 and 4.5 due to the number of quantizer levels.

Another critical parameter for higher order VCO-based ADCs is the SQNR dependence on the CCO frequency, \( f_{\text{CCO}} \), and matching [16], [32]. Two types of VCO-based quantizers have been reported in the literature—frequency- and phase-domain quantizers [14]. While these were used in hybrid voltage-/time-domain ADCs, they can also be used in time-domain-only architectures, as shown in Fig. 6. Frequency-based quantization, where the VCO-based integrator in the quantizer is followed by a differentiator acting as a gain stage [14], [16], is shown in Fig. 6(a). In this architecture, the loop dynamics force the time-domain encoding at the quantizer input to match the ADC input, thus leading to a pulse width modulated (PWM)-based polarity-dependent encoding of the input signal. This makes the quantizer sensitive to path mismatch (between the positive and negative quantization paths) and the preceding CCO’s \( f_{\text{CCO}} \) due to the high-frequency content of the PWM encoding [16].

This is not the case for a phase-domain quantizer, where the quantizer acts as an integrator, and thus, the quantizer input is a representation of the derivative of the ADC input signal [14].

C. Coefficient Scaling

In voltage-domain architectures, the internal nodes’ swing in the loop filter is limited by the supply voltage of the operational amplifiers in the integrators. Therefore, the coefficients must be scaled to avoid saturation, as saturation would cause a large SNDR degradation and can push the loop into an unstable state. In time-based ADCs, this constraint on the voltage swing is transferred to the time domain. Thus, the coefficients must limit the phase difference between the pseudo-differential CCO, \( \Delta \phi \), to avoid phase wrapping in the PD. This highlights the importance of the PD implementation, as its gain directly affects the loop dynamics and the inner loop’s DR. The most popular PDs are an XOR gate and a PFD. An XOR PD has a phase range limited to \( \pi \) (i.e., the effective gain is \( 1/\pi \)) and is duty cycle sensitive. On the other hand, a PFD-based PD has a \( \pm \pi \) phase range and is edge-triggered. Maximizing the PD DR enables one to maximize the coefficient scaling and thus achieve better power efficiency. Therefore, a PFD-based PD was selected.

Referring to Fig. 3 and using the PFD’s gain, the \( K_1 \) coefficient can be derived as

\[
K_1 = G_m K_{\text{CCO}} I_p,
\]

where \( G_m \) is the transconductance, \( K_{\text{CCO}} \) is the CCO’s current-to-frequency gain, and \( I_p \) is the amplitude of the pulsed current source. The noise requirement sets \( G_m \), leaving \( K_{\text{CCO}} \) and \( I_p \) to achieve the target gain. \( K_{\text{CCO}} \) should be maximized (up to the limit allowed by the PFD) to allow for higher \( f_{\text{CCO}} \) and minimize \( I_p \), thus improving the power efficiency. The
loop parameters were extracted from behavioral simulations and extensively studied to ensure that the loop remained stable and $\Delta \phi$ was limited to $2\pi$ for all signals in the band of interest.

III. CIRCUIT DESIGN

The reported ADC is shown in Fig. 8 with the relevant coefficients, the sampling frequency $f_s$, and the chopping frequency $f_{ch}$. The ADC input is chopped and capacitively coupled through two 252-fF metal–insulator–metal (MIM) capacitors onto the PVG, a high-impedance node. Chopping pushes the flicker noise out of band and improves the ADC's CMRR. $f_{ch}$ is set to $f_s/2$ to avoid quantization noise folding [34]. The output of each $G_m$-cell is chopped to ensure correct polarity in the loop. Due to the preceding gain, $G_m$ and power of the second and third VCO-based integrators are scaled by $10\times$. The final CCO’s $\Delta \phi$ is quantized with a 6-bit gray counter. A segmented dynamic element matching (DEM) algorithm [35] is applied to the output to ensure that the multibit DAC has high linearity. The DEM output is resampled after $0.1/f_s$ (125 ns) to allow time for the logic to settle and synchronize the DAC.

A. $G_m$-Cells

A schematic of the first $G_m$ is shown in Fig. 9 with the input chopper switches and ac-coupling capacitors. The input and DAC are capacitively coupled, and the input common-mode voltage, $V_{cm}$, is set through a pseudoresistor. All the $G_m$-cells share this node. The input chopper switches are clock boosted to $2V_{DD}$ to reduce the switches’ ON-resistance and allow for inputs above $V_{DD}$ while maintaining high linearity. Chopping the CDAC induces large differential-mode chopping artifacts at the high-impedance PVG node due to the sudden switching and settling of the DAC capacitors upon a polarity swap. These artifacts significantly degrade the ADC performance by pushing the $G_m$-cell out of saturation, causing harmonics and quantization noise folding. It was proposed in [31] to remedy this issue by adding dead-band switches that isolate the $G_m$-cell from the large differential artifact. By opening the dead-band switches for a short time around the chopping instant, these artifacts are converted to common-mode charge injection and attenuated by the $G_m$-cell’s CMRR [16], [31]. This allows the ADC’s performance to be minimally impacted by the artifacts and maintain a high SQDR. An on-chip pulse generator creates the 30-ns dead-band pulse and boosts the gate to $V_{CM}+V_{DD}$ to guarantee that the PMOS switches remain OFF even with artifacts above $V_{DD}$.

The first $G_m$-cell is implemented with NMOS thick-gate oxide devices to minimize gate leakage and source-degenerated by a 3-bit programmable resistor. The $G_m$-cell’s current and source degeneration provide coefficient tuning and linearity adjustment post-fabrication to optimize the loop filter coefficients and SNDR. The output current is down-chopped and connected directly to the CCO for maximum current reuse and power efficiency. The second- and third-stage CCO inputs combine the FF path and the PFD-driven integration pulse currents. Due to the architecture’s relaxed FF path linearity requirement, the FF $G_m$-cells are implemented with standard differential pairs using thick-gate oxide devices for low gate leakage and biased in weak inversion ($g_m/I_D > 15$), as shown in Fig. 10.

To ensure a fast and sharp rise time of the PFD-driven pulsed current sources, they are never turned off and instead shunted to a replica CCO in the OFF state, similar to a current-steering DAC [36], thus maintaining a relatively constant $V_{DS}$ across the current source. The switch does not require any calibration or specialized synchronization as this pulser appears after the integrator; thus, any error is shaped when input-referred. The power cost of this is negligible since $2I_{p1} + 2I_{p2} \approx 150$ nA. This has significant performance benefits, as demonstrated in the simulation results shown in Fig. 11(a), where the circuit is simulated for a 40-ns pulse with and without the replica branch. Without the replica circuit, the
current source’s \( V_{DS} \) settles slowly to its nominal value and discharges when the switch is OFF. This causes the voltage across the switch at the drain of the current source to increase, leading to significant leakage, as shown in Fig. 11(b). When the replica is added, \( V_{DS} \) stays constant at \( \sim 540 \text{ mV} \), and the current settles much faster to the desired value while guaranteeing \(< 200 \text{ pA} \) of leakage in the OFF state.

Simulations showed that mismatch between the pulsed current sources (\( \sigma = 5\% \)), easily achieved through layout and sizing, causes an SQNR variance of 0.3 dB, which is negligible because the mismatch appears after the first integrator. The three \( G_m \)-cells attached to the PVG FF node add 90 fF of parasitic capacitance, which is compensated by tuning the loop filter coefficients. The input transistors were sized to achieve the target \( G_m \), and the area was selected to ensure that the flicker noise corner was less than 100 kHz (\( f_{ch}/2 \)).

B. CCO and PFD

The ring-oscillator-based CCO implementation is shown in Fig. 12. The ring is current starved by the NMOS-based \( G_m \)-cells and implemented as pseudo-differential PMOS cross-coupled stages for low phase noise [20]. Low-\( V_T \) (LVT) devices guarantee a small ring-oscillator swing, 200–300 mV, over the frequency range. The inverter is sized for symmetric transitions to minimize phase noise and the number of stages selected to achieve the target \( K_{CCO} \). As illustrated in Fig. 12, the level shifters following the CCO to allow for rail-to-rail logic are implemented from [20] and consume negligible power. The PFD is built using a standard NOR-based DFF with custom logic gates implemented using high-\( V_T \) (HVT) devices to decrease the leakage power leading to a 2-ns reset delay. This delay is sufficient to ensure settling time for the current pulser, even for small \( \Delta \phi \).

C. Quantizer and DAC

The VCO’s phase is quantized using a counter-based quantizer [16], [17]. The VCO edges are asynchronous to the sampling instant; as such, the counter topology must be chosen carefully to avoid sampling the counter output during the transition of multiple internal bits [18]. To this end, the counter is implemented using a gray code that allows only one internal transition during counting and therefore guarantees minimal transition errors [18]. The counter accumulates \( \Delta \phi \), adding the difference to the ADC output. This result is then passed through a segmented DEM algorithm [35], which simplifies the DAC implementation by reducing the number of elements compared to data weighted averaging (DWA) and allows for first-order shaping of the DAC mismatch. The DAC unit elements are custom metal–oxide–metal (MOM) capacitors for more flexibility during the layout of the DAC, with a 3.25-fF unit capacitance for a total DAC capacitance of \( \sim 250 \text{ fF} \). The capacitor variation was expected to be \( \sim 0.25\% \) [37], degrading the ADC’s performance by less than 1 dB in simulation.

IV. MEASUREMENT RESULTS

The reported ADC was fabricated in a 65-nm LP-CMOS process and occupies 0.1 mm\(^2\). An annotated chip micrograph is shown in Fig. 13, where the FF transconductors were laid out near the main \( G_m \)-cell to minimize the parasitic loading at the input node, maximize matching, and avoid resistive loss. The ADC consumes 4.4 \( \mu \text{W} \) when operating from a 0.8-V supply, as shown in Fig. 14(a). The CDAC reference voltage is 1.2 V to maximize the ADC input range. The power consumption is dominated by the first integrator, followed by the on-chip digital blocks such as the counter and DEM algorithm, which would benefit from technology scaling. As shown in Fig. 14(b), the shaped CDAC mismatch (from the DEM) dominates the input-referred noise power. This could be remedied by using DWA, which would increase the tonality but decrease the in-band noise generated by the mismatch shaping by 6 dB, or by improving the CDAC layout and increasing the unit capacitors’ area for improved matching. It is estimated that this would lead to a \( \sim 2\text{-dB} \) improvement in the ADC performance. The active area of the ADC is only 0.026 mm\(^2\), largely due to the first integrator, DAC, and input capacitors, as shown in Fig. 14(c).
A. Spectral Characterization

The chip was tested using an Audio Precision APx555B ultra-low distortion signal source applying a 1.8-Vpp full-scale sinusoidal input at 322 Hz. The input common mode was set to 500 mV, so each differential input varies between 50 and 950 mV for a 1.8-Vpp differential input. Despite the large voltage across the clock-boosted chopping switches, no reliability issues were observed. Fig. 15(a) shows the output spectrum where the ADC achieves a peak SNDR of 92.1 dB in a 2.5-kHz BW and an SFDR of 123 dB. The 60- and 180-Hz tones are caused by power line interference as this was not tested in a Faraday cage. The characteristic 60-dB/decade noise shaping from a third-order modulator is apparent, confirming the proper operation of the loop. The spectrum when DEM is deactivated is shown in Fig. 15(b), demonstrating a significant degradation in linearity (>60 dB) without the mismatch shaping algorithm. This also shows that the noise shaping is degraded below 10 kHz due to DEM’s first-order mismatch shaping. This degradation was unexpected and indicates that the DAC mismatch is higher than the 0.25% anticipated. The authors believe that a 0.5% mismatch, which would decrease the SQNR to about 95 dB, as illustrated in the noise breakdown, causes a significant loss in performance as the quantization and DAC error shaping contributes to about 40% of the input-referred noise. The flicker noise corner is at ~60 Hz due to the CCO, which cannot be chopped. It was sized to have symmetric rise and fall times while maximizing the area. However, the flicker noise still contributes ~15% of the ADC’s noise. The DR was characterized by sweeping the input amplitude, achieving a 92.1-dB DR, as shown in Fig. 15(c). The SNDR was then measured with a full-scale input sinusoid from 50 to 2.5 kHz, where <0.5-dB variation was observed [see Fig. 16]. Due to the high number of bits in the internal quantizer, the SNR and DR should have similar values.

The ADC’s linearity was measured across the ADC’s BW and dominated by the third-order harmonic distortion (HD3). As shown in Fig. 17, the maximum in-band HD3 is 119.6 dBc.
Above 833 Hz, the third harmonic lies out of band, whereas the second harmonic (HD2) remains below 121 dBc up to $f_s/2$.

CT-ΔΣ ADCs are also known to exhibit anti-alias filtering behavior, enabling them to filter out-of-band signals and avoid noise folding. This attribute was measured, and the results are shown in Fig. 19 for a $-33$-dBFS (40 mV_{pp}) input signal from $f_s$ to $f_s + $ BW (BW = 2.5 kHz). The tone folded back in-band was measured, and the rejection in-band was $\sim 42$ dB. This is lower than a third-order CIFB structure due to the FF paths. The anti-alias filtering is also reduced by the dead-band switch at the input, which operates at $f_s$ and demodulates part of the signal back in-band before the loop can filter it out [31]. It should be noted that with an OSR of 80, adding a first-order low-pass filter at the input would provide an extra 38 dB of filtering at $f_s$, bringing the total to 80 dB.

B. Robustness to Variation

Achieving robust performance with a VCO-based ADC is a well-known challenge due to its open-loop nature and the coefficients being set by $G_m$ and $K_{CCO}$ (1), which are notoriously sensitive to process, voltage, and temperature (PVT) variation. This sensitivity can cause the loop coefficients to vary significantly with temperature and process. This was partially addressed in the system’s design, where a constant-$G_m$ biasing circuit was used to stabilize $G_m$, and current-starving the CCO guarantees a supply-independent swing. Simulations show that the loop coefficients vary by $\pm 10\%$ with process and temperature (0–70 °C) and by less than 0.2%/V with supply variation. As shown previously, $f_{CCO}$ variation is also acceptable (provided $f_{CCO} > 2 f_s$), minimally degrading the SQNR.

The loop coefficients were tuned manually to the correct operating point post-fabrication by controlling the current in the $G_m$-cell and the pulsed current sources. This robustness with supply voltage variation is shown in Fig. 20, where the measured PSRR with a 100-mV_{pp} tone added to $V_{DD}$ and the CMRR with a full-scale common-mode sinusoidal input stay above 80 dB from dc to 5 kHz. The SNDR was also measured as a function of the supply voltage from 0.7 to 1 V, as shown in Fig. 21, where the performance varied by less than 1 dB.
between 0.75 and 0.95 V, demonstrating the ADC’s robustness. The steep degradation at higher supply voltages is due to the CCO level shifters failing and missing edges.

To assess the performance variation of the ADC across different dies, the loop parameters were optimized for a specific device (Device #3), and then, the same control bits were used on the other devices. Fig. 22 shows the measured SNDR and SFDR, where the average SNDR and SFDR were 90.7 and 119.5 dB, respectively. Optimizing the loop parameters separately for each device exhibited a 1-dB improvement in performance mainly due to SQNR improvement and mismatch noise folding reduction. This shows good performance across multiple devices and the loop’s reliability across process variation and mismatch.

The ADC’s temperature resilience was characterized across the commercial range (0–70 °C) by placing the device in a temperature chamber (Test Equity model 106) without any calibration or retuning of the loop parameters. As shown in Fig. 23, the SNR varies negligibly, by only 1 dB, across the entire temperature range, demonstrating the robustness of the proposed design. The linearity stays above 117 dB for temperatures below 50 °C but degrades significantly at higher temperatures. This degradation with temperature was verified in simulation and found to be caused by leakage of the bootstrapped voltage circuit that drives the input chopping switches. The gate voltage drops below the maximum input voltage, which causes nonlinearity due to leakage through the chopping switches. The simulated chopping switch SFDR (with all other blocks ideal) is overlaid on the measured SFDR, exhibiting good agreement between simulation and measurement. This degradation could be avoided by increasing the bootstrapping capacitor to ensure a constant voltage, even at higher temperatures. Finally, to demonstrate the correct operation of the loop across temperature, spectra were recorded with shorted inputs at 0, 20, and 70 °C. As shown in Fig. 24, the third-order noise shaping is maintained, and the noise floor stays nearly constant across the temperature range.

C. Comparison to the State-of-the-Art

Table I compares recently published high-performance time- and voltage-domain ADCs. This work is the first third-order VCO-only ADC enabling low supply voltage operation and high DR. The DAC reference voltage was increased to 1.2 V to maximize the input range and allow a large differential swing of 1.8 Vpp. When operating the DAC at 0.8 V, the SNDR decreases by 2 dB, and the maximum differential input range decreases to 1.2 Vpp. The SNDR does not decrease by the expected 3.5 dB since the ADC noise is dominated by the CDAC mismatch, not the thermal noise. The reduced swing at the PGV due to the smaller reference voltage also allows for a more aggressive $g_m/I_D$ in the first integrator. Due to the PGV FF technique, extremely high linearity (>119.6 dB) and SNDR (92.1 dB) were achieved while consuming just 4.4 µW. As apparent from the table, the performance of the reported ΔΣ ADC approaches that of voltage-domain CT-ΔΣ modulators and achieves the highest Schreier FoM among time-domain architectures. Fig. 25 plots the Schreier
TABLE I

<table>
<thead>
<tr>
<th>Performance Summary and Comparison to the State-of-the-Art</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>This Work</strong></td>
</tr>
<tr>
<td>Integration domain</td>
</tr>
<tr>
<td>Area [mm²]</td>
</tr>
<tr>
<td>Supply (A/D [V])</td>
</tr>
<tr>
<td>Power [μW]</td>
</tr>
<tr>
<td>DAC type</td>
</tr>
<tr>
<td>Input range [Vpp]</td>
</tr>
<tr>
<td>Sampling freq. [kHz]</td>
</tr>
<tr>
<td>BW [kHz]</td>
</tr>
<tr>
<td>CMRR (dB)</td>
</tr>
<tr>
<td>SNDR (dB)</td>
</tr>
<tr>
<td>DR (dB)</td>
</tr>
<tr>
<td>SFDR (dB)</td>
</tr>
<tr>
<td>FoM_{SNDR} (dB)</td>
</tr>
</tbody>
</table>

FoM (FoM_{SNDR}) of ADCs with BWs below 50 kHz as a function of their Nyquist frequency (f_{s,nyq}). The reported ADC significantly advances the state-of-the-art.

V. CONCLUSION

This work demonstrates a feedforwarding technique that enables a highly efficient third-order VCO-only ADC by linearizing the 1st integrator and removing the need for inner feedback DACs. The ADC structure is robust, maintaining performance over a wide temperature and supply voltage range. This PVG FF technique can be generalized to higher order architectures or used with other open-loop integrators such as Gm-C, which would also benefit from the linearization and improved coefficient scaling offered by the PVG FF technique. This ADC is the first high linearity, single-loop third-order ADC using a modified DPLL structure in 40-nm CMOS, which would also benefit from the linearization and improved coefficient scaling offered by the PVG FF technique. This ADC is the first high linearity, single-loop third-order ADC with time-only integrators, and it achieves a state-of-the-art 179.6-dB FoM among VCO-based ADCs and a 123-dB peak SFDR while operating from a low supply voltage. This work demonstrates that time-based modulators are competitive with standard voltage-domain architectures.

REFERENCES


[24] A. Babaie-Feshani and P. Rombouts, “A mostly digital VCO-based modulator for the joint program between the Université Libre de Bruxelles (ULB) and the Vrije Universiteit Brussel (VUB), Brussels, Belgium, in 2014 and 2016, respectively, and the Ph.D. degree in electrical and computer engineering from the University of California at San Diego (UCSD), La Jolla, CA, USA, in 2022.

He joined Apple Inc., Munich, Germany, as an Analog Designer. His research interests include designing low-power analog front-end circuits and time-based analog-to-digital converters for the Internet of Things, wearable, and biomedical applications.

Corentin Pochet (Member, IEEE) received the B.S. and M.E. degrees in electrical engineering from the joint program between the Université Libre de Bruxelles (ULB) and the Vrije Universiteit Brussel (VUB), Brussels, Belgium, in 2014 and 2016, respectively, and the Ph.D. degree in electrical and computer engineering from the University of California at San Diego, La Jolla, CA, USA, in 2022.

He joined Apple Inc., Munich, Germany, as an Analog Designer. His research interests include bioelectronics, biosensors, analog circuit design, medical electronics, and sensor interfaces.

Dr. Pochet was a recipient of the Belgian American Education Foundation (B.A.F.F.) Henri Benedectus Fellowship in 2016 and the SSCS Predoctoral Achievement Award in 2022. He has served as a Reviewer for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I, REGULAR PAPERS AND IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.


Drew A. Hall (Senior Member, IEEE) received the B.S. degree (Hons.) in computer engineering from the University of Nevada, Las Vegas, NV, USA, in 2005, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2008 and 2012, respectively.

From 2011 to 2013, he was a Research Scientist with the Integrated Biosensors Laboratory, Intel Corporation, Santa Clara, CA. Since 2013, he has been with the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, where he is currently an Associate Professor. His research interests include bioelectronics, biosensors, analog circuit design, medical electronics, and sensor interfaces.